You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-08 - 23:51
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot4.osadl.org (updated Sat Nov 08, 2025 12:44:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
27737092252188,20sleep30-21swapper/307:06:543
27738112234176,19sleep20-21swapper/207:08:212
27736972231178,17sleep00-21swapper/007:06:430
27738892227171,18sleep50-21swapper/507:09:295
27737102216187,18sleep40-21swapper/407:06:554
27737042207183,15sleep70-21swapper/707:06:507
27739242205175,19sleep10-21swapper/107:09:571
27716492205177,17sleep60-21swapper/607:05:126
2774147994014,25cyclictest0-21swapper/610:49:306
277414799340,33cyclictest2842326-21sh09:15:006
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional