You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-17 - 19:40
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot4.osadl.org (updated Wed Sep 17, 2025 12:44:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32092822234172,19sleep40-21swapper/407:09:414
32092662227172,17sleep70-21swapper/707:09:287
32070422218188,19sleep50-21swapper/507:05:245
32090742215185,19sleep20-21swapper/207:06:422
32070162213184,18sleep10-21swapper/107:05:041
32070432211184,17sleep60-21swapper/607:05:256
32092572208177,19sleep00-21swapper/007:09:210
32092052205176,18sleep30-21swapper/307:08:353
320952699470,23cyclictest0-21swapper/710:28:297
320950799310,30cyclictest3221113-21sh07:30:002
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional