You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-09 - 05:41
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot4.osadl.org (updated Fri May 09, 2025 00:44:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
13052992227189,24sleep70-21swapper/719:05:027
13075682219186,20sleep50-21swapper/519:09:425
13053202219186,21sleep20-21swapper/219:05:132
13053782217184,21sleep40-21swapper/419:06:034
13074062216183,21sleep30-21swapper/319:07:233
13075242213186,17sleep00-21swapper/019:09:050
13075692208178,19sleep60-21swapper/619:09:436
13053102206177,18sleep10-21swapper/119:05:041
1307800993330,2cyclictest430086-21in:imuxsock19:45:016
1307800993227,4cyclictest0-21swapper/620:26:296
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional