You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-18 - 14:49
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot4.osadl.org (updated Tue Nov 18, 2025 12:44:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
27202262228194,22sleep70-21swapper/707:07:227
27201692225166,18sleep40-21swapper/407:06:314
27202812220190,19sleep60-21swapper/607:08:106
27204002218162,18sleep20-21swapper/207:09:512
27203982215185,19sleep00-21swapper/007:09:490
27202602215185,19sleep30-21swapper/307:07:513
27181482211184,17sleep50-21swapper/507:05:205
27201752207176,20sleep10-21swapper/107:06:361
272062899360,29cyclictest0-21swapper/511:40:005
2720612993534,1cyclictest2796980-21fwupd09:27:241
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional