You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-08 - 05:10
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack8slot4.osadl.org (updated Fri May 08, 2026 00:44:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31775162233174,19sleep10-21swapper/119:06:481
31777242224165,19sleep20-21swapper/219:09:462
31777102224166,47sleep60-21swapper/619:09:356
31775592224165,48sleep30-21swapper/319:07:233
31774752223165,46sleep50-21swapper/519:06:125
31775602214186,18sleep40-21swapper/419:07:244
31777022209181,18sleep70-21swapper/719:09:287
31776012205176,20sleep00-21swapper/019:08:000
317796499330,31cyclictest3228719-21cron20:40:016
317796099330,28cyclictest0-21swapper/523:30:165
317796099330,28cyclictest0-21swapper/523:30:165
317795299320,31cyclictest3245469-21unin-run21:10:021
317794899320,0cyclictest0-21swapper/023:25:150
3177969993126,4cyclictest964-21in:imuxsock23:35:017
3177969993126,4cyclictest964-21in:imuxsock23:35:017
317796999311,2cyclictest290-21plymouthd22:15:017
317796999311,29cyclictest17850irq/4-ttyS021:50:007
317796999310,30cyclictest3248643-21apt-get21:15:147
317796099310,31cyclictest3200863-21cron19:50:015
317796099310,31cyclictest3200863-21cron19:50:015
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional