You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-18 - 11:30
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack8slot4.osadl.org (updated Wed Mar 18, 2026 00:44:45)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
25596422231174,45sleep30-21swapper/319:09:133
25574762230171,18sleep20-21swapper/219:05:582
25576012221168,17sleep60-21swapper/619:07:486
25575582221167,17sleep10-21swapper/119:07:111
25595832220164,19sleep00-21swapper/019:08:230
25574142210181,19sleep50-21swapper/519:05:065
25575432206179,17sleep40-21swapper/419:06:584
25575552205175,19sleep70-21swapper/719:07:097
2559940995353,0cyclictest0-21swapper/323:28:043
255994899460,0cyclictest0-21swapper/622:50:026
2559937993527,7cyclictest681-21dbus-daemon19:15:002
255994299340,33cyclictest681-21dbus-daemon19:15:014
2559937993426,5cyclictest0-21swapper/221:15:022
255993799340,33cyclictest0-21swapper/222:05:022
2559951993333,0cyclictest0-21swapper/720:50:007
2559951993229,2cyclictest16450irq/4-ttyS020:10:017
255994699320,31cyclictest2601394-21sh20:25:005
255995199317,24cyclictest0-21swapper/722:44:477
2559948993129,1cyclictest2595790-21apt-config20:15:016
2559948993127,3cyclictest2641766-21idleruntime-cro21:40:026
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional