You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-10 - 19:58

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #8, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack8slot6s.osadl.org (updated Fri Apr 10, 2026 12:43:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1288992018,2cyclictest65850irq/126-lan12:25:143
1288992018,2cyclictest65850irq/126-lan08:56:523
1288991918,1cyclictest65850irq/126-lan11:22:383
1288991917,2cyclictest65850irq/126-lan09:25:123
1288991916,3cyclictest65850irq/126-lan07:25:173
1288991818,0cyclictest65850irq/126-lan09:15:193
1288991817,1cyclictest65850irq/126-lan11:05:273
1288991817,1cyclictest65850irq/126-lan10:05:113
1288991817,1cyclictest65850irq/126-lan09:57:563
1288991717,0cyclictest65850irq/126-lan12:17:533
1288991717,0cyclictest65850irq/126-lan10:25:163
1288991716,1cyclictest65850irq/126-lan12:00:113
1288991716,1cyclictest65850irq/126-lan11:13:013
1288991716,1cyclictest65850irq/126-lan09:10:193
1288991716,1cyclictest65850irq/126-lan09:05:123
1288991715,2cyclictest65850irq/126-lan10:18:293
1288991715,2cyclictest65850irq/126-lan07:24:363
1288991714,3cyclictest65850irq/126-lan12:35:153
1288991714,3cyclictest65850irq/126-lan11:00:183
1288991714,1cyclictest65850irq/126-lan08:35:113
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional