You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-18 - 02:33

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #8, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack8slot6s.osadl.org (updated Wed Mar 18, 2026 00:43:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
16054992019,1cyclictest65850irq/126-lan23:55:161
16054991817,1cyclictest65850irq/126-lan23:53:331
16054991817,1cyclictest65850irq/126-lan23:20:001
16054991817,1cyclictest65850irq/126-lan22:55:151
16054991817,1cyclictest65850irq/126-lan22:50:111
16054991817,1cyclictest65850irq/126-lan22:35:191
16054991817,1cyclictest65850irq/126-lan20:55:181
16054991817,1cyclictest65850irq/126-lan19:25:151
16054991817,1cyclictest65850irq/126-lan00:30:141
16054991717,0cyclictest65850irq/126-lan23:05:161
16054991717,0cyclictest65850irq/126-lan22:15:101
16054991716,1cyclictest65850irq/126-lan23:40:171
16054991716,1cyclictest65850irq/126-lan21:35:131
16054991716,1cyclictest65850irq/126-lan19:45:131
16054991716,1cyclictest65850irq/126-lan19:40:211
16054991716,1cyclictest65850irq/126-lan19:39:591
16054991616,0cyclictest65850irq/126-lan20:15:131
16054991616,0cyclictest65850irq/126-lan20:00:171
16054991616,0cyclictest65850irq/126-lan19:10:111
16054991615,1cyclictest65850irq/126-lan23:45:161
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional