You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-07 - 13:37

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #8, slot #6

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack8slot6s.osadl.org (updated Fri Mar 06, 2026 12:43:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
14460991918,1cyclictest65850irq/126-lan12:10:142
14460991917,1cyclictest65850irq/126-lan10:23:392
14460991915,3cyclictest65850irq/126-lan11:00:002
14460991818,0cyclictest65850irq/126-lan11:00:152
14460991818,0cyclictest65850irq/126-lan07:55:122
14460991817,1cyclictest65850irq/126-lan11:35:112
14460991717,0cyclictest65850irq/126-lan11:08:062
14460991717,0cyclictest65850irq/126-lan10:15:472
14460991717,0cyclictest65850irq/126-lan09:51:242
14460991717,0cyclictest65850irq/126-lan09:45:122
14460991717,0cyclictest65850irq/126-lan08:03:302
14460991717,0cyclictest65850irq/126-lan07:40:152
14460991716,1cyclictest65850irq/126-lan09:15:132
14460991716,1cyclictest65850irq/126-lan07:50:112
14460991715,2cyclictest65850irq/126-lan12:30:202
14460991616,0cyclictest65850irq/126-lan11:27:482
14460991616,0cyclictest65850irq/126-lan07:45:152
14460991615,1cyclictest65850irq/126-lan10:40:142
14460991615,1cyclictest65850irq/126-lan09:40:192
14460991615,1cyclictest65850irq/126-lan09:07:332
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional