You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-31 - 14:37
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Fri Jul 31, 2026 00:43:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32317991817,1cyclictest59550irq/125-lan23:20:120
32317991817,1cyclictest59550irq/125-lan21:20:160
32317991817,1cyclictest59550irq/125-lan20:50:200
32317991817,1cyclictest59550irq/125-lan00:15:210
32317991816,2cyclictest59550irq/125-lan22:40:110
32317991717,0cyclictest59550irq/125-lan23:12:090
32317991717,0cyclictest59550irq/125-lan22:15:140
32317991717,0cyclictest59550irq/125-lan22:02:150
32317991717,0cyclictest59550irq/125-lan21:15:200
32317991716,1cyclictest59550irq/125-lan23:55:190
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional