You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-06 - 14:01
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Thu Nov 06, 2025 00:43:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
26588991918,1cyclictest60250irq/125-lan20:00:192
26588991817,1cyclictest60250irq/125-lan23:10:232
26588991817,1cyclictest60250irq/125-lan22:50:132
26588991817,1cyclictest60250irq/125-lan21:55:182
26588991817,1cyclictest60250irq/125-lan19:35:172
26588991817,1cyclictest60250irq/125-lan19:25:222
26588991717,0cyclictest60250irq/125-lan23:36:382
26588991717,0cyclictest60250irq/125-lan19:50:252
26588991717,0cyclictest60250irq/125-lan19:20:012
26588991717,0cyclictest60250irq/125-lan19:10:172
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional