You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-31 - 01:00
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Mon Mar 30, 2026 12:43:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15597993333,0cyclictest16820-21fwupd08:31:223
15597991918,1cyclictest59550irq/125-lan11:10:213
15597991918,1cyclictest59550irq/125-lan08:00:133
15597991717,0cyclictest59550irq/125-lan09:22:213
15597991716,1cyclictest59550irq/125-lan10:45:143
15597991716,1cyclictest59550irq/125-lan10:25:123
15597991716,1cyclictest59550irq/125-lan10:05:193
15597991716,1cyclictest59550irq/125-lan10:00:193
15597991716,1cyclictest59550irq/125-lan09:45:143
15597991716,1cyclictest59550irq/125-lan08:25:093
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional