You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-27 - 16:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Mon Jul 27, 2026 12:43:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
28181992570,257cyclictest325-21hwrng07:20:161
28173992018,1cyclictest59550irq/125-lan07:20:170
28173991817,1cyclictest59550irq/125-lan12:20:140
28173991817,1cyclictest59550irq/125-lan10:15:120
28173991817,1cyclictest59550irq/125-lan10:00:220
28173991817,1cyclictest59550irq/125-lan09:00:020
28173991717,0cyclictest59550irq/125-lan12:35:210
28173991717,0cyclictest59550irq/125-lan12:01:450
28173991717,0cyclictest59550irq/125-lan11:55:140
28173991716,1cyclictest59550irq/125-lan12:10:170
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional