You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-15 - 01:33
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Tue Jul 14, 2026 12:43:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
28228991918,1cyclictest59550irq/125-lan11:05:000
28228991918,1cyclictest59550irq/125-lan09:30:170
28228991918,1cyclictest59550irq/125-lan08:30:130
28228991818,0cyclictest59550irq/125-lan12:24:140
28228991817,1cyclictest59550irq/125-lan09:36:160
28228991817,1cyclictest59550irq/125-lan09:20:120
28228991817,1cyclictest59550irq/125-lan09:10:200
28228991817,1cyclictest59550irq/125-lan08:25:220
28228991817,1cyclictest59550irq/125-lan08:00:200
28228991817,1cyclictest59550irq/125-lan07:55:180
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional