You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-10-16 - 22:38
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Thu Oct 16, 2025 12:43:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2111992019,1cyclictest60250irq/125-lan11:05:222
2111991918,1cyclictest60250irq/125-lan09:55:132
2111991916,1cyclictest60250irq/125-lan08:35:012
2111991915,1cyclictest60250irq/125-lan10:05:142
2111991817,1cyclictest60250irq/125-lan12:20:032
2111991817,1cyclictest60250irq/125-lan11:32:002
2111991817,1cyclictest60250irq/125-lan09:05:232
2111991816,2cyclictest60250irq/125-lan11:20:222
2111991816,2cyclictest60250irq/125-lan11:20:222
2111991816,2cyclictest60250irq/125-lan09:10:132
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional