You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-06-29 - 00:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack8slot7.osadl.org (updated Sat Jun 28, 2025 12:43:43)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15547993636,0cyclictest31759-21fwupd09:09:123
15531992020,0cyclictest329-21hwrng08:30:150
15539991918,1cyclictest60250irq/125-lan12:30:002
15539991918,1cyclictest60250irq/125-lan11:10:262
15539991918,1cyclictest60250irq/125-lan07:35:242
15539991818,0cyclictest60250irq/125-lan11:21:132
15539991818,0cyclictest60250irq/125-lan07:54:272
15539991817,1cyclictest60250irq/125-lan12:10:202
15539991817,1cyclictest60250irq/125-lan11:35:182
15539991817,1cyclictest60250irq/125-lan08:55:212
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional