You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-18 - 09:55
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack9slot0.osadl.org (updated Thu Sep 18, 2025 00:43:28)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
106099680,58rtkit-daemon0-21swapper/319:11:263
106099670,57rtkit-daemon0-21swapper/719:12:227
879362993635,1cyclictest0-21swapper/523:44:355
87935899360,31cyclictest0-21swapper/123:32:581
87935799350,4cyclictest1802625-21sshd22:06:440
87936299341,32cyclictest815-21gdbus21:25:195
879361993431,2cyclictest871-21snmpd22:32:324
879358993430,3cyclictest0-21swapper/100:38:391
87935899340,31cyclictest0-21swapper/122:05:501
87935799341,32cyclictest791-21polkitd23:59:590
879359993329,3cyclictest871-21snmpd20:43:592
87935899330,32cyclictest0-21swapper/119:31:241
879364993229,2cyclictest871-21snmpd23:44:057
87936499320,31cyclictest0-21swapper/720:16:347
879363993230,2cyclictest871-21snmpd00:30:576
87936299321,31cyclictest701rcuc/500:16:335
87936299320,32cyclictest0-21swapper/522:38:395
87936299320,1cyclictest0-21swapper/519:18:415
879361993231,1cyclictest871-21snmpd21:23:584
87936199320,31cyclictest0-21swapper/423:10:464
87936199320,31cyclictest0-21swapper/422:44:574
87936199320,31cyclictest0-21swapper/421:49:464
87936199320,1cyclictest0-21swapper/420:57:124
879360993230,1cyclictest2437343-21sshd22:43:453
87936099321,31cyclictest791-21polkitd23:45:203
87936099320,31cyclictest0-21swapper/320:19:493
879359993230,1cyclictest871-21snmpd19:42:452
879359993229,3cyclictest871-21snmpd19:20:472
879358993231,1cyclictest0-21swapper/122:41:421
87935899320,31cyclictest0-21swapper/121:06:421
87935799320,31cyclictest0-21swapper/023:51:500
87935799320,31cyclictest0-21swapper/000:09:380
879364993130,1cyclictest871-21snmpd23:30:437
87936499310,31cyclictest0-21swapper/720:29:537
87936499310,31cyclictest0-21swapper/720:09:557
87936499310,1cyclictest0-21swapper/720:46:597
879363993129,2cyclictest871-21snmpd21:41:556
879362993130,1cyclictest0-21swapper/520:13:375
87936299310,31cyclictest0-21swapper/520:45:445
87936299310,31cyclictest0-21swapper/520:27:145
87936299310,31cyclictest0-21swapper/519:46:035
87936299310,31cyclictest0-21swapper/519:36:095
87936299310,1cyclictest711ktimers/523:09:465
87936299310,0cyclictest0-21swapper/519:34:215
879361993130,1cyclictest871-21snmpd00:21:034
879361993130,1cyclictest0-21swapper/419:56:374
879361993129,1cyclictest871-21snmpd19:50:244
87936199310,30cyclictest0-21swapper/423:09:194
87936199310,30cyclictest0-21swapper/420:50:264
87936199310,1cyclictest0-21swapper/422:29:444
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional