You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-06-17 - 02:27
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rack9slot0.osadl.org (updated Mon Jun 16, 2025 12:44:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
"interval":200,6613
"cycles":100000000,6612
"load":"idle",6611
"condition":{6610
"clock":"2300"6608
"family":"x86",6607
"vendor":"Intel",6606
"processor":{6604
"dataset":"2024-01-08T15:38:01+01:00"6602
"origin":"2024-01-08T12:43:22+01:00",6601
"timestamps":{6600
"granularity":"microseconds"6598
4016:16:416596
37,16:16:386595
36,16:16:376594
35,16:16:366593
"maxima":[6592
016:16:016589
0,16:16:016588
0,16:16:016587
0,16:16:016586
0,16:16:016585
0,16:16:016584
0,16:16:016583
0,16:16:016582
0,16:16:016581
0,16:16:016580
0,16:16:016579
0,16:16:016578
0,16:16:016577
0,16:16:016576
0,16:16:016575
0,16:16:016574
0,16:16:016573
0,16:16:016572
0,16:16:016571
0,16:16:016570
0,16:16:016569
0,16:16:016568
0,16:16:016567
0,16:16:016566
0,16:16:016565
0,16:16:016564
0,16:16:016563
0,16:16:016562
0,16:16:016561
0,16:16:016560
0,16:16:016559
0,16:16:016558
0,16:16:016557
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional