You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-01 - 12:42
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack9slot2.osadl.org (updated Mon Dec 01, 2025 00:43:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
313462316278,25sleep10-21swapper/11
3392314277,25sleep20-21swapper/22
6052293257,24sleep30-21swapper/33
84999278272,3cyclictest21430-21strings2
6482270241,17sleep00-21swapper/00
84599264259,3cyclictest0-21swapper/11
84399216212,2cyclictest0-21swapper/00
85399165160,3cyclictest0-21swapper/33
2815421330,1sleep20-21swapper/22
296952570,1sleep20-21swapper/22
238142540,1sleep00-21swapper/00
115912470,2sleep211595-21missed_timers2
214612450,2sleep30-21swapper/33
46762440,1sleep30-21swapper/33
111992420,1sleep30-21swapper/33
263722400,1sleep30-21swapper/33
248802400,12sleep121-21ksoftirqd/11
272912350,1sleep00-21swapper/00
303972287,17sleep330504-21basename3
84999268,4cyclictest28-21ksoftirqd/22
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional