You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-30 - 12:56
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack9slot2.osadl.org (updated Sun Nov 30, 2025 00:43:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
144762273181,16sleep00-21swapper/00
159572256218,25sleep10-21swapper/11
162462246176,25sleep20-21swapper/22
160342245177,36sleep30-21swapper/33
1645299165161,2cyclictest0-21swapper/22
989921640,2sleep21645299cyclictest2
1644899161155,3cyclictest0-21swapper/11
86821590,3sleep21645299cyclictest2
1645699142137,3cyclictest0-21swapper/33
1644499134127,4cyclictest24505-21strings0
166332590,2sleep10-21swapper/11
138212550,3sleep0101rcuc/00
16456993316,3cyclictest22170-21sh3
16444993313,17cyclictest30255-21cat0
1644499329,20cyclictest14916-21cat0
16444993213,16cyclictest5423-21seq0
16444993212,17cyclictest24778-21cat0
16444993212,17cyclictest18405-21cat0
16444993211,18cyclictest25677-21date0
16444993211,18cyclictest10776-21basename0
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional