You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-26 - 09:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack9slot2.osadl.org (updated Wed Nov 26, 2025 00:43:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
46642311273,25sleep20-21swapper/22
46252255188,54sleep30-21swapper/33
44912254179,18sleep00-21swapper/00
45172232194,25sleep10-21swapper/11
487299202196,4cyclictest25683-21munin-run2
487799172166,4cyclictest0-21swapper/33
486799127120,4cyclictest505-21dbus-daemon1
486299115109,4cyclictest25715-21tr0
94012510,4sleep228-21ksoftirqd/22
70202360,5sleep10-21swapper/11
111372360,4sleep121-21ksoftirqd/11
486799300,28cyclictest27829-21kworker/1:11
487299253,18cyclictest24664-21ls2
4867992516,4cyclictest27097-21sendmail1
4867992515,6cyclictest3827-21apt-get1
486299255,18cyclictest0-21swapper/00
487799240,2cyclictest111rcu_preempt3
487299242,6cyclictest271rcuc/22
487299242,6cyclictest271rcuc/22
487299242,6cyclictest1396-21needreboot2
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional