You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-10-15 - 15:53
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack9slot2.osadl.org (updated Wed Oct 15, 2025 12:43:25)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
186752310273,25sleep00-21swapper/00
201642271176,25sleep30-21swapper/33
2064299265259,3cyclictest31273-21munin-run3
204362264225,26sleep10-21swapper/11
204542257186,23sleep20-21swapper/22
2063399174167,4cyclictest31296-21awk1
2063899123119,2cyclictest0-21swapper/22
2063199114110,2cyclictest31298-21perf0
318142750,5sleep12063399cyclictest1
50392640,3sleep00-21swapper/00
162142610,2sleep10-21swapper/11
162142610,2sleep10-21swapper/11
155622600,3sleep3341rcuc/33
243142530,2sleep30-21swapper/33
253812510,4sleep32064299cyclictest3
110772460,1sleep20-21swapper/22
85642440,3sleep00-21swapper/00
313602350,1sleep00-21swapper/00
20642993514,18cyclictest32332-21sed3
20642993415,17cyclictest627-21file3
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional