You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2024-04-25 - 01:04
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rack9slot3.osadl.org (updated Wed Oct 02, 2019 00:45:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
35452246171,19sleep20-21swapper/219:07:562
36162244170,45sleep10-21swapper/119:08:501
36182233169,54sleep30-21swapper/319:08:523
35132223193,19sleep00-21swapper/019:07:300
69442510,8sleep2321ktimersoftd/223:10:192
3912994919,6cyclictest33-21ksoftirqd/221:35:042
3912994844,2cyclictest33-21ksoftirqd/221:20:142
3912994742,3cyclictest33-21ksoftirqd/221:10:172
391299472,3cyclictest121rcu_preempt21:18:232
3912994621,3cyclictest33-21ksoftirqd/222:55:012
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional