You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-27 - 14:17
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack9slot4.osadl.org (updated Thu Nov 27, 2025 00:43:38)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32202112679sleep0-21swapper/103:10:221
32202112679sleep0-21swapper/103:10:221
32200110874sleep0-21swapper/003:10:220
32200110874sleep0-21swapper/003:10:220
325279910784cyclictest0-21swapper/003:15:500
32527999913cyclictest0-21swapper/005:46:010
32527999627cyclictest0-21swapper/003:46:040
5350920irq/18-pch-dma227941chrt08:30:420
3252799919cyclictest0-21swapper/004:46:050
32527999014cyclictest0-21swapper/007:18:560
3252799869cyclictest0-21swapper/008:31:270
3252799869cyclictest0-21swapper/005:17:250
3252799869cyclictest0-21swapper/004:41:030
3252799868cyclictest0-21swapper/007:30:030
3252799868cyclictest0-21swapper/004:05:530
32527998677cyclictest6950irq/18-mmc005:36:170
32527998575cyclictest6950irq/18-mmc007:00:550
22150850irq/18-spi_topc191ksoftirqd/105:50:371
3252799849cyclictest0-21swapper/006:37:320
3252799849cyclictest0-21swapper/005:11:060
5350830irq/18-pch-dma74-21mmcqd/006:41:090
3252799838cyclictest0-21swapper/005:20:510
32527998374cyclictest6950irq/18-mmc006:26:080
32527998361cyclictest0-21swapper/006:18:070
32527998360cyclictest0-21swapper/005:59:010
32527998273cyclictest6950irq/18-mmc005:05:360
32527998262cyclictest6950irq/18-mmc005:26:070
32527998214cyclictest0-21swapper/008:06:260
3252799819cyclictest0-21swapper/004:20:500
3252799818cyclictest0-21swapper/008:39:360
3252799818cyclictest0-21swapper/007:14:280
5350800irq/18-pch-dma6429-21ssh07:06:090
3252799809cyclictest0-21swapper/007:46:210
3252799809cyclictest0-21swapper/007:46:210
3252799809cyclictest0-21swapper/004:15:540
3252799808cyclictest0-21swapper/008:01:150
3252799808cyclictest0-21swapper/005:51:120
3252799808cyclictest0-21swapper/005:51:120
32527998059cyclictest0-21swapper/007:41:100
3252799799cyclictest0-21swapper/006:52:480
3252799799cyclictest0-21swapper/004:10:580
3252799798cyclictest0-21swapper/006:25:020
3252799798cyclictest0-21swapper/003:36:130
3252799798cyclictest0-21swapper/003:26:030
32527997970cyclictest6950irq/18-mmc003:10:530
32527997910cyclictest0-21swapper/008:22:170
6950780irq/18-mmc074-21mmcqd/006:56:090
5350780irq/18-pch-dma0-21swapper/004:51:050
3252799788cyclictest0-21swapper/007:32:040
3252799788cyclictest0-21swapper/006:05:540
32527997869cyclictest5350irq/18-pch-dma05:31:070
32527997857cyclictest0-21swapper/006:47:460
32527997857cyclictest0-21swapper/006:47:460
32527997810cyclictest0-21swapper/003:22:180
1599780watchdog/014659-21/usr/sbin/munin03:55:570
5350770irq/18-pch-dma21356-21date05:41:070
3252799779cyclictest0-21swapper/007:23:040
3252799778cyclictest0-21swapper/005:00:240
32527997765cyclictest18398-21ssh06:31:130
3252799769cyclictest0-21swapper/007:40:040
3252799769cyclictest0-21swapper/003:50:580
3252799768cyclictest0-21swapper/006:10:420
3252799767cyclictest0-21swapper/006:04:330
3252799759cyclictest0-21swapper/004:31:590
3252799758cyclictest0-21swapper/007:59:150
3252799749cyclictest0-21swapper/003:45:220
32527997465cyclictest6950irq/18-mmc008:15:410
32527997411cyclictest0-21swapper/004:29:240
3252799738cyclictest0-21swapper/008:19:250
22150720irq/18-spi_topc191ksoftirqd/104:55:361
3252799719cyclictest0-21swapper/004:01:040
3252799708cyclictest0-21swapper/007:52:300
32527996961cyclictest6950irq/18-mmc003:35:330
32527996912cyclictest0-21swapper/005:08:010
22150680irq/18-spi_topc0-21swapper/103:24:521
3252799678cyclictest0-21swapper/004:39:240
22150670irq/18-spi_topc0-21swapper/103:53:231
3253499668cyclictest0-21swapper/103:10:491
3253499647cyclictest0-21swapper/108:26:341
3253499637cyclictest0-21swapper/107:38:571
3253499637cyclictest0-21swapper/103:40:481
3253499628cyclictest0-21swapper/107:06:291
3253499617cyclictest0-21swapper/108:33:161
3253499617cyclictest0-21swapper/107:26:451
3253499617cyclictest0-21swapper/107:21:121
3253499608cyclictest0-21swapper/107:20:251
3253499607cyclictest0-21swapper/107:31:451
3253499607cyclictest0-21swapper/106:33:161
3253499607cyclictest0-21swapper/106:11:391
3253499607cyclictest0-21swapper/105:30:081
32534996022cyclictest0-21swapper/105:55:511
32534996018cyclictest0-21swapper/104:46:051
1799600migration/120778-21fschecks_count04:15:561
3253499598cyclictest0-21swapper/108:16:541
3253499598cyclictest0-21swapper/107:04:021
3253499598cyclictest0-21swapper/106:18:411
3253499597cyclictest0-21swapper/108:06:291
3253499597cyclictest0-21swapper/108:02:481
3253499597cyclictest0-21swapper/106:45:141
3253499597cyclictest0-21swapper/106:39:351
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional