You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-28 - 17:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack9slot4.osadl.org (updated Sat Sep 26, 2026 00:43:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
83431152123sleep0-21swapper/108:41:341
69501220irq/18-mmc09643-21runrttasks08:42:000
98479910942cyclictest7041-21latency_hist10:17:140
98479910233cyclictest32764-21timerandwakeup09:52:550
98479910139cyclictest74-21mmcqd/012:12:170
984799999cyclictest0-21swapper/012:12:410
9847999840cyclictest13325-21df08:52:250
9847999829cyclictest26378-21ntp_states09:32:420
9847999549cyclictest10479-21ls08:42:320
9847999415cyclictest0-21swapper/009:17:420
9847999415cyclictest0-21swapper/009:17:420
9847999315cyclictest0-21swapper/013:32:540
9847999016cyclictest0-21swapper/011:42:460
984799899cyclictest0-21swapper/012:02:470
984799899cyclictest0-21swapper/012:02:470
9847998936cyclictest31060-21if_err_eth011:32:380
9847998916cyclictest0-21swapper/009:02:410
9847998714cyclictest0-21swapper/011:52:460
9847998714cyclictest0-21swapper/011:27:460
984799868cyclictest0-21swapper/012:47:490
984799868cyclictest0-21swapper/011:17:450
9847998615cyclictest0-21swapper/010:42:320
9847998615cyclictest0-21swapper/009:37:420
984799858cyclictest0-21swapper/013:22:480
9859998321cyclictest2986-21if_err_can010:02:331
984799838cyclictest0-21swapper/012:24:450
984799838cyclictest0-21swapper/010:27:590
984799838cyclictest0-21swapper/008:57:350
984799837cyclictest0-21swapper/013:21:050
9847998338cyclictest11926-21chrt13:58:100
9847998328cyclictest23902-21latency_hist09:27:120
9847998320cyclictest74-21mmcqd/009:10:540
9847998314cyclictest0-21swapper/013:52:500
9847998313cyclictest0-21swapper/009:12:270
984799828cyclictest0-21swapper/011:02:450
9847998246cyclictest297-21snmpd11:16:190
9847998245cyclictest2661-21sshd13:29:310
9847998243cyclictest30199-21aten_r9power_cu09:47:230
9847998215cyclictest0-21swapper/010:07:290
985999818cyclictest0-21swapper/110:52:461
985999818cyclictest0-21swapper/109:22:351
984799818cyclictest0-21swapper/011:37:450
984799818cyclictest0-21swapper/011:07:450
984799813cyclictest26025-21latency_hist13:02:180
9859998021cyclictest32641-21fschecks_count13:22:351
9859998018cyclictest25070-21head09:27:471
984799808cyclictest0-21swapper/012:42:470
9847998044cyclictest297-21snmpd13:11:470
985999798cyclictest0-21swapper/110:12:511
985999798cyclictest0-21swapper/109:57:331
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional