You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-15 - 23:10

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #9, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack9slot4s (updated Sun Mar 15, 2026 12:59:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
39139911811172,6cyclictest0-21swapper/107:27:111
39129911011069,22cyclictest0-21swapper/007:26:540
37772649602,32sleep10-21swapper/107:24:081
36802535491,29sleep00-21swapper/007:23:090
3233221070,21sleep03-21ksoftirqd/008:35:270
219962930,3sleep00-21swapper/011:33:360
190912800,7sleep0391299cyclictest12:04:070
220322760,4sleep041ktimersoftd/010:26:020
39802680,4sleep0111rcuc/010:40:440
96492500,3sleep041ktimersoftd/009:00:290
3912994520,6cyclictest3-21ksoftirqd/010:37:520
3912994423,5cyclictest161412sleep009:46:410
391299431,38cyclictest9782-21ssh11:54:410
3912994221,4cyclictest3-21ksoftirqd/009:52:170
3912994221,11cyclictest3-21ksoftirqd/012:21:510
310332421,37sleep131046-21sh10:02:171
3912994121,5cyclictest3-21ksoftirqd/009:29:470
391299408,29cyclictest17165-21fschecks_time12:35:160
3912994025,5cyclictest3-21ksoftirqd/012:10:210
3912994025,5cyclictest3-21ksoftirqd/011:17:370
3912994025,4cyclictest3-21ksoftirqd/011:57:070
3912994025,4cyclictest3-21ksoftirqd/011:38:230
3912994024,5cyclictest3-21ksoftirqd/011:04:460
3912994023,5cyclictest3-21ksoftirqd/012:54:250
3912994021,4cyclictest3-21ksoftirqd/012:07:000
3912994020,5cyclictest3-21ksoftirqd/010:02:200
391399395,5cyclictest81rcu_preempt11:37:591
3912993924,5cyclictest3-21ksoftirqd/012:31:060
3912993923,5cyclictest3-21ksoftirqd/010:11:090
3912993921,6cyclictest3-21ksoftirqd/010:17:120
3912993921,4cyclictest3-21ksoftirqd/009:24:290
391399384,5cyclictest81rcu_preempt09:51:271
391399381,6cyclictest2549-21fschecks_time12:20:161
3912993823,5cyclictest3-21ksoftirqd/011:49:390
3912993823,5cyclictest3-21ksoftirqd/011:49:390
3912993823,5cyclictest3-21ksoftirqd/011:08:190
3912993823,5cyclictest3-21ksoftirqd/010:57:100
3912993823,4cyclictest3-21ksoftirqd/011:23:440
3912993821,5cyclictest3-21ksoftirqd/009:55:030
3912993820,6cyclictest3-21ksoftirqd/009:36:300
3912993819,9cyclictest3-21ksoftirqd/011:14:110
3912993817,5cyclictest3-21ksoftirqd/012:15:070
167142381,33sleep116728-21ssh12:00:411
3913993727,6cyclictest12630-21ssh09:43:351
3912993722,5cyclictest3-21ksoftirqd/012:26:230
3912993721,6cyclictest3-21ksoftirqd/009:43:220
3912993721,5cyclictest3-21ksoftirqd/011:44:580
3912993717,5cyclictest3-21ksoftirqd/010:54:160
3912993717,5cyclictest3-21ksoftirqd/010:06:290
298742371,4sleep129885-21ssh09:27:471
93002361,3sleep09302-21ssh10:46:280
86382361,31sleep18652-21ssh10:12:411
391399365,4cyclictest81rcu_preempt10:50:231
391399363,6cyclictest4665-21ssh10:08:541
3913993626,6cyclictest17900-21latency09:15:231
3913993626,6cyclictest17900-21latency09:15:221
3913993626,6cyclictest0-21swapper/111:02:151
391399361,8cyclictest19944-21latency_hist10:25:021
3912993621,5cyclictest3-21ksoftirqd/009:19:150
3912993621,5cyclictest3-21ksoftirqd/009:19:150
162452360,8sleep0111rcuc/010:20:230
391399352,29cyclictest0-21swapper/112:42:161
391399351,8cyclictest27820-21ssh12:45:431
3912993512,6cyclictest3-21ksoftirqd/009:12:260
87942341,4sleep08801-21df_inode07:35:130
66162341,4sleep16626-21ssh10:44:361
391399348,5cyclictest81rcu_preempt10:30:521
391399347,4cyclictest81rcu_preempt09:20:241
391399346,4cyclictest81rcu_preempt11:26:181
391399344,4cyclictest81rcu_preempt10:38:251
391399341,5cyclictest81rcu_preempt09:10:111
391299345,9cyclictest1424-21memory08:40:220
3912993427,5cyclictest0-21swapper/008:18:360
3912993418,6cyclictest3-21ksoftirqd/008:00:400
3912993411,12cyclictest11258-21latency07:40:200
241192341,29sleep124130-21sh12:09:241
112922341,5sleep00-21swapper/009:05:280
391399334,5cyclictest81rcu_preempt12:32:341
391399334,4cyclictest81rcu_preempt11:22:531
391399333,4cyclictest81rcu_preempt10:25:141
3913993326,5cyclictest0-21swapper/107:55:361
3913993324,6cyclictest9038-21ssh11:53:351
391399331,7cyclictest7667-21runrttasks09:38:261
391399331,6cyclictest0-21swapper/109:57:361
391399331,4cyclictest31707-21diskstats11:10:161
391399331,29cyclictest0-21swapper/109:32:151
391399331,29cyclictest0-21swapper/107:52:361
391399331,29cyclictest0-21swapper/107:33:351
391399331,28cyclictest9153-21ssh10:46:151
391399331,18cyclictest8860-21grep09:00:161
391399330,4cyclictest81rcu_preempt11:32:201
391299338,22cyclictest0-21swapper/010:34:280
3912993317,5cyclictest3-21ksoftirqd/012:49:520
391299331,30cyclictest0-21swapper/011:29:550
391299331,20cyclictest22945-21unixbench_multi12:40:290
203132331,4sleep120318-21diskstats08:05:151
391399324,5cyclictest81rcu_preempt11:08:351
391399323,4cyclictest81rcu_preempt12:27:531
391399323,4cyclictest81rcu_preempt12:13:391
391399323,25cyclictest31348-21ssh11:43:051
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional