You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-28 - 05:08

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #9, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack9slot4s (updated Fri Nov 28, 2025 00:59:04)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
60619912611231,26cyclictest6258-21wget19:25:121
60619912381210,23cyclictest25049-21users20:10:301
60609911481107,29cyclictest6487-21df19:25:130
56722513461,36sleep10-21swapper/119:21:341
59262501455,30sleep00-21swapper/019:24:110
1301121160,8sleep0606099cyclictest21:05:280
652121060,8sleep1606199cyclictest21:35:191
6060996545,15cyclictest0-21swapper/020:10:310
112682650,9sleep1606199cyclictest23:54:551
606199611,20cyclictest8056-21kworker/1:323:39:051
606199584,9cyclictest31919-21iostat_ios20:30:211
606199538,22cyclictest0-21swapper/100:06:071
606199531,6cyclictest0-21swapper/119:35:211
606199531,4cyclictest81rcu_preempt23:06:581
606199528,4cyclictest40950irq/93-i91521:59:371
606199512,9cyclictest3020-21runrttasks20:43:281
143892490,8sleep1606199cyclictest23:24:261
6061994227,4cyclictest22-21ksoftirqd/123:15:251
179272420,3sleep0111rcuc/021:13:500
97422390,3sleep00-21swapper/022:11:490
6061993921,5cyclictest22-21ksoftirqd/123:55:161
606099391,18cyclictest0-21swapper/022:40:410
6061993822,5cyclictest22-21ksoftirqd/121:10:301
606099389,4cyclictest20982-21sh21:16:150
606099389,4cyclictest20982-21sh21:16:150
6061993721,5cyclictest22-21ksoftirqd/123:26:401
6060993729,4cyclictest40950irq/93-i91523:21:410
276102371,4sleep027621-21ssh21:23:530
606199368,24cyclictest0-21swapper/121:32:091
6061993621,4cyclictest22-21ksoftirqd/100:33:231
6061993621,4cyclictest22-21ksoftirqd/100:00:551
6061993620,5cyclictest22-21ksoftirqd/121:15:261
6061993620,5cyclictest22-21ksoftirqd/121:15:261
6061993620,5cyclictest22-21ksoftirqd/100:53:171
6061993620,5cyclictest22-21ksoftirqd/100:18:451
6061993620,4cyclictest22-21ksoftirqd/100:10:291
6061993619,5cyclictest22-21ksoftirqd/121:52:021
258002361,3sleep125811-21sh23:02:041
606199353,4cyclictest81rcu_preempt22:25:441
6061993520,4cyclictest22-21ksoftirqd/122:33:531
6061993520,4cyclictest22-21ksoftirqd/121:20:121
6061993519,5cyclictest22-21ksoftirqd/122:40:001
6061993519,5cyclictest22-21ksoftirqd/122:39:591
6061993519,5cyclictest22-21ksoftirqd/122:03:201
6061993519,5cyclictest22-21ksoftirqd/121:48:451
6061993519,5cyclictest22-21ksoftirqd/121:42:271
606099356,4cyclictest81rcu_preempt22:31:060
606099356,4cyclictest81rcu_preempt21:57:260
324542351,4sleep02220-21dbus-daemon23:42:420
6061993419,5cyclictest22-21ksoftirqd/122:53:151
6061993419,5cyclictest22-21ksoftirqd/100:45:201
6061993418,5cyclictest22-21ksoftirqd/123:30:091
606099349,4cyclictest81rcu_preempt23:30:470
606099347,4cyclictest81rcu_preempt00:16:580
606099346,5cyclictest81rcu_preempt22:27:470
606099346,4cyclictest81rcu_preempt21:46:220
606099345,4cyclictest81rcu_preempt23:35:160
606099344,4cyclictest81rcu_preempt22:45:120
6060993411,5cyclictest0-21swapper/023:08:270
6060993410,10cyclictest16290-21sh23:25:300
302492341,5sleep030260-21ssh00:14:290
119602341,4sleep012110-21fschecks_time23:55:160
94132331,28sleep09483-21timerandwakeup20:55:290
606199332,10cyclictest0-21swapper/100:25:191
606199332,10cyclictest0-21swapper/100:25:181
6061993317,4cyclictest22-21ksoftirqd/122:10:281
6061993316,5cyclictest22-21ksoftirqd/121:03:231
6061993313,9cyclictest22-21ksoftirqd/122:56:521
606099338,4cyclictest81rcu_preempt23:00:140
606099336,4cyclictest81rcu_preempt22:22:300
606099334,5cyclictest81rcu_preempt00:36:330
606099332,5cyclictest81rcu_preempt23:46:060
6060993311,11cyclictest13062-21needreboot22:15:230
6060993310,4cyclictest81rcu_preempt23:16:310
57252331,3sleep15737-21ssh00:21:481
6061993212,16cyclictest0-21swapper/122:43:131
606099329,4cyclictest81rcu_preempt00:41:510
606099326,4cyclictest81rcu_preempt22:08:030
606099324,5cyclictest81rcu_preempt00:06:100
606099324,4cyclictest81rcu_preempt21:40:050
606099324,4cyclictest81rcu_preempt00:48:480
606099324,4cyclictest81rcu_preempt00:33:080
606099324,4cyclictest81rcu_preempt00:29:160
606099324,4cyclictest81rcu_preempt00:29:160
6060993222,6cyclictest4810-21ssh21:33:440
606099321,20cyclictest822-21ssh22:03:010
606099321,19cyclictest17247-21ssh00:00:240
606199316,21cyclictest0-21swapper/122:15:391
606199313,7cyclictest0-21swapper/123:13:481
6061993115,6cyclictest22-21ksoftirqd/122:48:171
6061993115,5cyclictest22-21ksoftirqd/122:06:241
6061993115,5cyclictest22-21ksoftirqd/100:44:481
6061993114,6cyclictest22-21ksoftirqd/120:22:541
606099317,5cyclictest81rcu_preempt21:27:050
606099317,4cyclictest81rcu_preempt21:50:350
606099314,5cyclictest81rcu_preempt21:35:330
606099314,4cyclictest81rcu_preempt23:13:400
606099312,5cyclictest81rcu_preempt22:50:260
606099312,17cyclictest0-21swapper/022:56:570
606099312,15cyclictest30041-21irqstats20:25:220
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional