You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-10 - 03:58

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #9, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack9slot4s (updated Tue Mar 10, 2026 00:59:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
101329911721162,7cyclictest0-21swapper/119:26:261
101319911721149,20cyclictest0-21swapper/019:26:040
97852616571,30sleep00-21swapper/019:21:560
99432565518,32sleep10-21swapper/119:23:361
205152840,8sleep11013299cyclictest22:19:041
272442790,8sleep01013199cyclictest22:25:250
253832760,7sleep11013299cyclictest00:36:491
89392660,3sleep1211ktimersoftd/122:06:181
86232620,5sleep00-21swapper/000:20:110
104422480,4sleep081rcu_preempt20:49:590
1013299481,17cyclictest0-21swapper/100:28:061
48932470,8sleep11013299cyclictest00:50:131
296442441,26sleep00-21swapper/000:08:160
160322438,4sleep081rcu_preempt00:27:190
10132994312,4cyclictest81rcu_preempt23:35:201
47782400,8sleep11013299cyclictest23:42:221
1013299401,6cyclictest16832-21cstates23:55:131
10131993915,10cyclictest3-21ksoftirqd/022:30:050
10131993914,7cyclictest23080-21aten_r4power_en22:55:110
6252381,3sleep0650-21ssh23:05:170
1013299385,4cyclictest81rcu_preempt22:03:081
10132993812,6cyclictest180462sh21:10:001
320932371,9sleep10-21swapper/122:30:271
295192370,3sleep029529-21ssh21:20:370
1013299373,30cyclictest0-21swapper/121:31:151
10132993727,7cyclictest0-21swapper/122:57:161
1013299371,6cyclictest2645-21snmpd20:16:551
301662361,31sleep130177-21ssh00:09:011
205332360,6sleep020522-21ssh23:25:210
1013299369,15cyclictest0-21swapper/121:45:071
10132993622,11cyclictest0-21swapper/121:14:361
10132993615,10cyclictest22-21ksoftirqd/123:52:211
1013299361,27cyclictest40550irq/92-i91520:50:161
10131993628,5cyclictest0-21swapper/023:44:550
162502351,30sleep116380-21ssh21:40:301
1013299357,4cyclictest81rcu_preempt22:24:221
1013299354,4cyclictest81rcu_preempt23:00:101
1013199359,13cyclictest0-21swapper/020:06:560
1013199359,13cyclictest0-21swapper/020:06:550
1013199357,12cyclictest30497-21gdbus22:52:190
1013199356,4cyclictest81rcu_preempt23:57:530
1013199354,4cyclictest81rcu_preempt21:15:510
1013199352,30cyclictest0-21swapper/022:40:550
189062341,3sleep018917-21ssh21:43:590
1013299347,4cyclictest81rcu_preempt22:49:481
1013299347,4cyclictest81rcu_preempt22:49:481
1013299347,4cyclictest81rcu_preempt20:00:121
1013299346,4cyclictest81rcu_preempt23:21:181
1013299344,4cyclictest81rcu_preempt23:12:501
10132993427,4cyclictest0-21swapper/100:21:551
1013299341,5cyclictest25388-21kworker/1:221:59:161
1013199345,4cyclictest81rcu_preempt21:27:440
10131993425,5cyclictest0-21swapper/000:04:560
1013199342,28cyclictest0-21swapper/023:45:350
1013199342,18cyclictest10568-21/usr/sbin/munin20:50:170
1013199341,5cyclictest23203-21ssh22:20:550
1013199341,14cyclictest15472-21ntp_kernel_pll_19:35:230
10131993410,4cyclictest0-21swapper/021:13:450
1013299333,4cyclictest81rcu_preempt22:40:521
1013299333,4cyclictest81rcu_preempt21:26:071
1013299333,28cyclictest0-21swapper/119:32:161
1013299332,4cyclictest81rcu_preempt20:55:291
1013299332,18cyclictest0-21swapper/119:45:001
1013299331,29cyclictest30765-21ssh00:42:361
1013199339,13cyclictest2206-21dbus-daemon20:29:190
1013199337,13cyclictest31533-21fschecks_count00:10:160
10131993324,5cyclictest24569-21fschecks_time20:00:160
1013199332,28cyclictest0-21swapper/023:54:150
1013199332,28cyclictest0-21swapper/023:13:360
10131993314,5cyclictest7104-21diskstats20:40:150
1013199331,30cyclictest0-21swapper/021:00:350
10131993311,11cyclictest14331-21sshd19:33:140
1013299326,17cyclictest32303-21/usr/sbin/munin20:20:211
1013299325,4cyclictest81rcu_preempt23:30:141
1013299322,5cyclictest81rcu_preempt21:20:121
1013299322,4cyclictest81rcu_preempt21:51:181
1013299322,16cyclictest21763-21diskstats00:00:141
1013299321,29cyclictest138250irq/90-eth000:45:051
10132993211,4cyclictest81rcu_preempt21:18:411
10132993210,4cyclictest81rcu_preempt00:11:261
1013199325,5cyclictest81rcu_preempt00:30:270
1013199323,12cyclictest0-21swapper/022:46:240
1013199323,12cyclictest0-21swapper/022:46:240
10131993220,7cyclictest3985-21diskstats00:15:150
1013199321,5cyclictest81rcu_preempt22:11:390
10131993212,6cyclictest30905-21ssh23:02:430
1013199321,19cyclictest0-21swapper/019:55:270
10131993211,7cyclictest1793350diskmemload23:23:410
1013299314,4cyclictest81rcu_preempt22:52:131
1013299313,4cyclictest81rcu_preempt23:15:241
10132993124,5cyclictest0-21swapper/122:29:191
1013299311,4cyclictest81rcu_preempt21:38:411
1013299311,4cyclictest81rcu_preempt20:43:141
1013299311,4cyclictest81rcu_preempt00:32:101
1013299311,3cyclictest0-21swapper/119:58:551
1013299311,27cyclictest0-21swapper/123:07:201
1013199314,4cyclictest81rcu_preempt22:36:180
1013199314,24cyclictest0-21swapper/023:30:150
1013199314,24cyclictest0-21swapper/021:31:390
1013199313,4cyclictest81rcu_preempt21:59:150
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional