You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-29 - 21:14

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #9, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rack9slot4s (updated Mon Dec 29, 2025 12:59:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
269119912611233,22cyclictest8916-21ssh09:15:271
269109911731121,33cyclictest27545-21hddtemp_smartct07:25:170
269119911131104,6cyclictest27284-21cat07:25:131
266792545498,31sleep00-21swapper/007:23:120
266742438385,39sleep10-21swapper/107:23:091
2691099207183,21cyclictest0-21swapper/009:15:280
93092950,8sleep02691099cyclictest08:00:170
74792550,4sleep17476-21cron09:15:011
94772491,36sleep19643-21cstates09:50:131
60892490,8sleep02691099cyclictest11:25:310
196332440,3sleep1211ktimersoftd/111:06:241
196332440,3sleep1211ktimersoftd/111:06:241
94622410,8sleep02691099cyclictest12:36:170
2691099412,35cyclictest0-21swapper/009:41:160
26911994011,5cyclictest81rcu_preempt09:43:371
81902391,3sleep08285-21tune2fs10:55:180
187782390,4sleep0111rcuc/008:25:190
285972381,5sleep128608-21sh10:42:431
26911993827,6cyclictest8145-21ssh12:01:191
26911993826,9cyclictest0-21swapper/110:08:151
309992370,6sleep130997-21ssh10:45:171
2691199379,25cyclictest22-21ksoftirqd/112:41:051
26911993719,8cyclictest22-21ksoftirqd/110:38:441
2691099377,4cyclictest81rcu_preempt10:30:010
2691099375,28cyclictest2541-21diskmemload10:00:350
2691199362,30cyclictest21244-21df_inode12:50:161
26910993627,5cyclictest0-21swapper/011:11:550
26910993612,20cyclictest11272-21sh11:31:030
26910993610,13cyclictest7701-21ssh10:20:380
23242361,31sleep02336-21ssh10:49:360
73892351,30sleep17400-21sh12:35:041
71962351,4sleep17204-21ssh10:54:301
2691199357,25cyclictest1968-21lldpad11:59:061
2691199355,4cyclictest81rcu_preempt12:45:151
2691199353,4cyclictest81rcu_preempt12:12:151
2691199353,30cyclictest0-21swapper/107:47:561
2691199351,5cyclictest22797-21fschecks_count11:10:151
2691199351,5cyclictest20385-21cat10:34:561
2691099357,16cyclictest0-21swapper/011:22:480
61192341,9sleep00-21swapper/007:50:430
59432341,30sleep05957-21ssh09:12:490
2691199345,5cyclictest81rcu_preempt12:30:241
2691199344,6cyclictest0-21swapper/110:17:361
2691199344,4cyclictest81rcu_preempt10:25:151
2691199341,5cyclictest31459-21ssh11:52:151
2691199341,30cyclictest0-21swapper/108:53:361
2691099349,13cyclictest13580-21sh09:20:250
2691099349,10cyclictest28965-21grep11:50:140
2691099348,23cyclictest0-21swapper/011:35:520
2691099344,4cyclictest81rcu_preempt12:29:350
2691099342,7cyclictest0-21swapper/011:56:350
26910993411,4cyclictest0-21swapper/011:40:220
61022331,5sleep10-21swapper/111:25:341
2691199337,4cyclictest81rcu_preempt11:40:241
2691199335,5cyclictest81rcu_preempt10:21:391
2691199334,4cyclictest81rcu_preempt07:52:421
26911993324,5cyclictest17185-21sshd09:57:381
2691199332,28cyclictest0-21swapper/109:48:561
2691199331,5cyclictest1968-21lldpad09:32:301
2691199331,30cyclictest0-21swapper/108:09:561
2691099332,4cyclictest0-21swapper/009:51:550
2691099331,30cyclictest0-21swapper/010:33:160
2691099331,30cyclictest0-21swapper/009:48:350
2691099331,29cyclictest21223-21perl10:35:150
2691099331,20cyclictest16308-21hddtemp_smartct12:10:170
63722321,5sleep00-21swapper/012:33:480
5252321,5sleep00-21swapper/007:37:350
2691199326,22cyclictest0-21swapper/109:22:411
2691199325,4cyclictest81rcu_preempt10:00:211
2691199324,4cyclictest81rcu_preempt11:32:191
2691199323,10cyclictest0-21swapper/112:25:521
2691199321,29cyclictest0-21swapper/111:48:161
2691199321,29cyclictest0-21swapper/111:48:161
2691199321,29cyclictest0-21swapper/108:17:561
2691199321,12cyclictest0-21swapper/111:20:291
2691099329,20cyclictest0-21swapper/011:46:170
2691099329,20cyclictest0-21swapper/011:46:160
2691099323,4cyclictest81rcu_preempt12:48:030
2691099321,5cyclictest0-21swapper/007:58:160
2691099321,4cyclictest81rcu_preempt12:40:240
2691099321,4cyclictest81rcu_preempt10:18:320
2691099321,29cyclictest0-21swapper/008:43:360
2691099321,29cyclictest0-21swapper/008:43:350
2691099321,29cyclictest0-21swapper/008:20:350
2691099321,29cyclictest0-21swapper/008:06:350
26910993212,7cyclictest20266-21cpuspeed_turbos08:30:140
26910993212,6cyclictest7095-21ntp_states12:00:260
272812311,26sleep027362-21cpu11:15:110
2691199316,4cyclictest81rcu_preempt11:00:281
2691199314,5cyclictest81rcu_preempt11:37:541
2691199314,4cyclictest81rcu_preempt11:18:171
2691199314,4cyclictest81rcu_preempt09:29:401
26911993123,5cyclictest0-21swapper/108:31:361
2691199311,5cyclictest0-21swapper/107:32:151
2691199311,28cyclictest0-21swapper/108:47:151
2691099314,4cyclictest81rcu_preempt10:40:430
26910993124,5cyclictest0-21swapper/012:08:360
26910993122,5cyclictest12826-21df_inode08:10:160
26910993120,8cyclictest0-21swapper/008:55:300
26910993113,5cyclictest21860-21ntp_states12:50:270
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional