You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-05 - 01:33

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #9, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rack9slot4s (updated Sun May 04, 2025 12:59:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
296069912211202,16cyclictest6951-21copy07:45:481
296069911301121,6cyclictest0-21swapper/107:25:121
291572659611,32sleep10-21swapper/107:20:511
291412553508,30sleep00-21swapper/007:20:400
2960599150141,6cyclictest0-21swapper/007:45:480
29605999059,17cyclictest0-21swapper/007:25:120
320692870,9sleep02960599cyclictest11:45:220
29605995914,7cyclictest16442-21hddtemp_smartct12:30:180
316092580,4sleep02960599cyclictest10:20:000
2960599583,16cyclictest24874-21python11:25:260
2960599531,13cyclictest27336-21ntpq08:40:240
205662430,4sleep02960599cyclictest12:40:280
2960699374,4cyclictest81rcu_preempt09:40:521
2960699346,4cyclictest81rcu_preempt12:22:371
66232331,4sleep16724-21users09:10:341
2960699336,4cyclictest81rcu_preempt12:37:581
2960599334,5cyclictest14289-21cron11:00:000
2960599334,26cyclictest3-21ksoftirqd/008:47:360
2960599331,20cyclictest19747-21missed_timers08:20:420
22872331,28sleep11594-21/usr/sbin/munin09:00:231
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional