You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-02 - 12:56

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #9, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack9slot4s (updated Fri May 02, 2025 00:59:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
319719911321110,6cyclictest0-21swapper/019:29:470
315642562517,31sleep00-21swapper/019:21:150
315922464418,31sleep10-21swapper/119:21:341
3197299140131,6cyclictest0-21swapper/119:29:471
86421300,8sleep13197299cyclictest23:45:001
216992490,9sleep13197299cyclictest20:20:241
43872450,3sleep14385-21awk22:25:301
31971994320,4cyclictest111rcuc/021:45:310
31971994023,6cyclictest3-21ksoftirqd/021:58:190
31971994022,6cyclictest3-21ksoftirqd/000:10:450
31971993923,6cyclictest3-21ksoftirqd/022:46:530
31971993923,6cyclictest3-21ksoftirqd/022:43:040
31971993918,10cyclictest3-21ksoftirqd/019:52:540
31971993822,6cyclictest3-21ksoftirqd/022:15:080
31971993822,6cyclictest3-21ksoftirqd/000:08:540
31971993822,5cyclictest3-21ksoftirqd/023:42:200
3197299373,7cyclictest81rcu_preempt00:10:251
31971993722,5cyclictest3-21ksoftirqd/020:27:500
31971993721,6cyclictest3-21ksoftirqd/020:44:360
31971993720,5cyclictest3-21ksoftirqd/023:34:190
31971993620,6cyclictest3-21ksoftirqd/021:38:110
31971993620,5cyclictest3-21ksoftirqd/020:02:170
31971993619,5cyclictest3-21ksoftirqd/020:12:200
3197299358,6cyclictest218082ls21:45:321
3197299351,15cyclictest170432wget21:35:151
3197199358,16cyclictest3-21ksoftirqd/000:15:030
3197199352,8cyclictest14360-21aten_r4power_po00:20:140
3197199352,8cyclictest14360-21aten_r4power_po00:20:140
31971993520,5cyclictest3-21ksoftirqd/020:07:060
31971993520,5cyclictest3-21ksoftirqd/020:07:060
31971993520,5cyclictest3-21ksoftirqd/019:56:010
31971993520,5cyclictest3-21ksoftirqd/019:36:410
31971993520,5cyclictest3-21ksoftirqd/000:33:090
31971993519,5cyclictest3-21ksoftirqd/023:23:550
31971993519,5cyclictest3-21ksoftirqd/021:19:270
31971993519,5cyclictest3-21ksoftirqd/020:34:380
31971993515,8cyclictest3020-21runrttasks22:09:380
231762351,4sleep16203-21packagekitd00:41:351
3197199348,13cyclictest40950irq/93-i91523:55:000
31971993419,5cyclictest3-21ksoftirqd/023:00:340
31971993418,6cyclictest3-21ksoftirqd/021:04:530
31971993318,5cyclictest3-21ksoftirqd/022:31:250
31971993318,5cyclictest3-21ksoftirqd/021:42:560
31971993318,5cyclictest3-21ksoftirqd/021:21:360
31971993318,5cyclictest3-21ksoftirqd/021:14:250
31971993318,5cyclictest3-21ksoftirqd/020:59:370
31971993318,5cyclictest3-21ksoftirqd/020:45:500
31971993318,5cyclictest3-21ksoftirqd/019:42:580
31971993317,6cyclictest3-21ksoftirqd/022:58:520
31971993317,6cyclictest3-21ksoftirqd/021:32:330
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional