You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-25 - 06:42

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #9, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rack9slot4s (updated Tue Aug 25, 2026 00:59:01)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
81249912601,1255cyclictest0-21swapper/119:25:121
81239911841174,7cyclictest0-21swapper/019:25:110
81249911581136,18cyclictest22736-21smartctl21:25:241
77672564518,31sleep10-21swapper/119:21:491
80302488441,32sleep00-21swapper/019:24:350
812399222213,6cyclictest0-21swapper/021:25:240
327282840,4sleep041ktimersoftd/023:20:110
303472700,4sleep0111rcuc/000:50:010
8124996610,3cyclictest0-21swapper/122:40:231
8124996417,28cyclictest22-21ksoftirqd/119:31:151
812499613,40cyclictest0-21swapper/122:20:231
812499606,35cyclictest0-21swapper/100:20:131
812499601,6cyclictest27357-21cut23:05:161
8124996016,32cyclictest22-21ksoftirqd/120:24:311
812499593,8cyclictest11437-21hddtemp_smartct23:55:131
812499591,14cyclictest8056-21taskset20:46:481
812499589,5cyclictest21620-21cut21:25:021
812499582,7cyclictest22179-21ntp_states22:50:231
8124995812,6cyclictest11767-21taskset20:56:141
8124995811,4cyclictest0-21swapper/120:50:241
812499573,8cyclictest2761-21df_inode22:00:151
8124995713,39cyclictest2225-21dbus-daemon00:25:311
8124995710,8cyclictest250322chrt00:35:121
812499563,8cyclictest15015-21df_inode00:05:161
812499563,8cyclictest14844-21df19:40:141
812499562,9cyclictest14679-21hddtemp_smartct21:05:171
812499562,10cyclictest23346-21users20:00:301
812499561,15cyclictest29847-21irqstats21:45:231
812499561,14cyclictest13851-21aten_r4power_cu22:30:121
812499554,8cyclictest1729-21ntp_states20:30:261
812499553,8cyclictest18596-21df19:50:141
812499553,8cyclictest12596-21df21:00:131
812499551,8cyclictest28033-21runrttasks00:41:401
812499551,14cyclictest17399-21taskset22:39:481
8124995510,6cyclictest21677-21seq19:57:441
8124995510,5cyclictest24784-21seq22:58:211
812499549,5cyclictest26837-21seq21:36:261
812499543,8cyclictest28842-21df00:45:141
812499541,9cyclictest27709-21/usr/sbin/munin20:15:121
8124995412,37cyclictest2654-21sshd00:17:361
812499541,14cyclictest15652sleep123:21:261
812499541,14cyclictest12000-21basename22:25:121
812499541,14cyclictest12000-21basename22:25:111
812499541,13cyclictest169132chrt00:10:171
8124995410,6cyclictest5424-21seq23:31:271
812499534,44cyclictest0-21swapper/122:10:171
812499533,7cyclictest23880-21df21:30:151
812499532,7cyclictest1802-21users21:55:291
812499526,5cyclictest0-21swapper/120:37:471
812499522,7cyclictest29468-21iostat23:10:191
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional