You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-12 - 16:39
OSADL QA Farm

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of system in rack #a, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next 		  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot4.osadl.org (updated Sun Apr 12, 2026 12:43:24)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)		T*(,W**)
latency
(µs)		CmdPIDPrioCmd
159415199243,15cyclictest157-21kworker/2:1-events_freezable2
159415199231,17cyclictest157-21kworker/2:1-events_freezable2
159415199192,12cyclictest157-21kworker/2:1-events_freezable2
159415199191,13cyclictest157-21kworker/2:1-events_freezable2
159415199191,11cyclictest157-21kworker/2:1-events_freezable2
159415199190,13cyclictest157-21kworker/2:1-events_freezable2
159415199182,10cyclictest157-21kworker/2:1-events_freezable2
159415199180,12cyclictest157-21kworker/2:1-events_freezable2
159415199180,12cyclictest157-21kworker/2:1-events_freezable2
159415199171,11cyclictest157-21kworker/2:1-events_freezable2
159415199171,10cyclictest157-21kworker/2:1-events_freezable2
159415199162,9cyclictest0-21swapper/22
159415199162,9cyclictest0-21swapper/22
159415199162,9cyclictest0-21swapper/22
159415199162,9cyclictest0-21swapper/22
159415199162,8cyclictest0-21swapper/22
159415199161,9cyclictest157-21kworker/2:1-events_freezable2
159415199161,9cyclictest157-21kworker/2:1-events_freezable2
159415199161,9cyclictest157-21kworker/2:1-events_freezable2
159415199161,9cyclictest0-21swapper/22
159415199161,9cyclictest0-21swapper/22
159415199161,9cyclictest0-21swapper/22
159415199161,9cyclictest0-21swapper/22
159415199161,9cyclictest0-21swapper/22
159415199161,9cyclictest0-21swapper/22
159415199161,9cyclictest0-21swapper/22
159415199161,11cyclictest157-21kworker/2:1-events_freezable2
159415199161,11cyclictest157-21kworker/2:1-events_freezable2
159415199161,10cyclictest157-21kworker/2:1-events_freezable2
159415199161,10cyclictest157-21kworker/2:1-events_freezable2
159415199161,10cyclictest157-21kworker/2:1-events_freezable2
159415199161,10cyclictest157-21kworker/2:1-events_freezable2
159415199161,10cyclictest157-21kworker/2:1-events_freezable2
159415199160,10cyclictest157-21kworker/2:1-events_freezable2
159415199152,8cyclictest0-21swapper/22
159415199152,8cyclictest0-21swapper/22
159415199152,8cyclictest0-21swapper/22
159415199152,8cyclictest0-21swapper/22
159415199152,8cyclictest0-21swapper/22
159415199152,8cyclictest0-21swapper/22
159415199152,8cyclictest0-21swapper/22
159415199152,8cyclictest0-21swapper/22
159415199152,8cyclictest0-21swapper/22
159415199152,8cyclictest0-21swapper/22
159415199151,9cyclictest0-21swapper/22
159415199151,9cyclictest0-21swapper/22
159415199151,9cyclictest0-21swapper/22
159415199151,8cyclictest157-21kworker/2:1-events_freezable2
159415199151,8cyclictest157-21kworker/2:1-events_freezable2
159415199151,8cyclictest0-21swapper/22
159415199150,9cyclictest157-21kworker/2:1-events_freezable2
159415199150,9cyclictest0-21swapper/22
159415199142,7cyclictest157-21kworker/2:1-events_freezable2
159415199142,7cyclictest0-21swapper/22
159415199142,7cyclictest0-21swapper/22
159415199142,7cyclictest0-21swapper/22
159415199141,8cyclictest0-21swapper/22
159415199141,8cyclictest0-21swapper/22
159415199141,8cyclictest0-21swapper/22
159415199141,7cyclictest0-21swapper/22
159415199140,8cyclictest157-21kworker/2:1-events_freezable2
159415199132,7cyclictest0-21swapper/22
159415199132,7cyclictest0-21swapper/22
159415199132,7cyclictest0-21swapper/22
159415199132,7cyclictest0-21swapper/22
159415199132,6cyclictest0-21swapper/22
15941519984,3cyclictest0-21swapper/22
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional