You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-25 - 00:15
OSADL QA Farm

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of system in rack #a, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next 		  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackaslot4.osadl.org (updated Wed Jun 24, 2026 12:43:24)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)		T*(,W**)
latency
(µs)		CmdPIDPrioCmd
68558099245,14cyclictest157-21kworker/2:1-events_freezable2
68558099211,14cyclictest157-21kworker/2:1-events_freezable2
68558099211,12cyclictest157-21kworker/2:1-events_freezable2
68558099203,14cyclictest157-21kworker/2:1-events_freezable2
68558099201,14cyclictest157-21kworker/2:1-events_freezable2
68558099192,13cyclictest157-21kworker/2:1-events_freezable2
68558099190,14cyclictest157-21kworker/2:1-events_freezable2
68558099181,12cyclictest157-21kworker/2:1-events_freezable2
68558099181,11cyclictest157-21kworker/2:1-events_freezable2
68558099180,12cyclictest157-21kworker/2:1-events_freezable2
68558099171,11cyclictest157-21kworker/2:1-events_freezable2
68558099171,10cyclictest157-21kworker/2:1-events_freezable2
68558099171,10cyclictest157-21kworker/2:1-events_freezable2
68558099171,10cyclictest157-21kworker/2:1-events_freezable2
68558099171,10cyclictest157-21kworker/2:1-events_freezable2
68558099171,10cyclictest157-21kworker/2:1-events_freezable2
68558099171,10cyclictest157-21kworker/2:1-events_freezable2
68558099162,9cyclictest0-21swapper/22
68558099162,9cyclictest0-21swapper/22
68558099162,9cyclictest0-21swapper/22
68558099162,9cyclictest0-21swapper/22
68558099162,9cyclictest0-21swapper/22
68558099162,9cyclictest0-21swapper/22
68558099162,9cyclictest0-21swapper/22
68558099162,9cyclictest0-21swapper/22
68558099162,9cyclictest0-21swapper/22
68558099161,9cyclictest157-21kworker/2:1-events_freezable2
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,9cyclictest0-21swapper/22
68558099161,8cyclictest157-21kworker/2:1-events_freezable2
68558099161,8cyclictest157-21kworker/2:1-events_freezable2
68558099160,9cyclictest157-21kworker/2:1-events_freezable2
68558099160,11cyclictest157-21kworker/2:1-events_freezable2
68558099152,8cyclictest157-21kworker/2:1-events_freezable2
68558099152,8cyclictest157-21kworker/2:1-events_freezable2
68558099152,8cyclictest157-21kworker/2:1-events_freezable2
68558099152,8cyclictest0-21swapper/22
68558099152,8cyclictest0-21swapper/22
68558099152,8cyclictest0-21swapper/22
68558099152,8cyclictest0-21swapper/22
68558099152,8cyclictest0-21swapper/22
68558099152,8cyclictest0-21swapper/22
68558099152,7cyclictest0-21swapper/22
68558099151,9cyclictest0-21swapper/22
68558099151,9cyclictest0-21swapper/22
68558099151,8cyclictest0-21swapper/22
68558099150,9cyclictest0-21swapper/22
68558099150,9cyclictest0-21swapper/22
68558099142,7cyclictest0-21swapper/22
68558099141,8cyclictest0-21swapper/22
68558099141,8cyclictest0-21swapper/22
68558099141,7cyclictest157-21kworker/2:1-events_freezable2
68558099132,7cyclictest0-21swapper/22
68558099132,7cyclictest0-21swapper/22
68558099132,7cyclictest0-21swapper/22
68558099131,8cyclictest0-21swapper/22
6855809961,2cyclictest0-21swapper/22
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
none7
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional