You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-10-20 - 00:58
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Note that this system runs a non-optimized debug kernel.
Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: ondemand
Characteristics of the 100 highest latencies:
System rackbslot0.osadl.org (updated Mon Oct 19, 2026 12:45:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
"interval":200,5186
"cycles":100000000,5185
"load":"idle",5184
"condition":{5183
"clock":"2500"5181
"family":"x86",5180
"vendor":"Intel",5179
"processor":{5177
"dataset":"2024-01-08T15:38:16+0100"5175
"origin":"2024-01-08T12:43:22+0100",5174
"timestamps":{5173
"granularity":"microseconds"5171
6116:24:505169
41,16:24:305168
57,16:24:465167
43,16:24:325166
"maxima":[5165
016:23:495162
0,16:23:495161
0,16:23:495160
0,16:23:495159
0,16:23:495158
0,16:23:495157
0,16:23:495156
0,16:23:495155
0,16:23:495154
0,16:23:495153
0,16:23:495152
0,16:23:495151
0,16:23:495150
0,16:23:495149
0,16:23:495148
0,16:23:495147
0,16:23:495146
0,16:23:495145
0,16:23:495144
0,16:23:495143
0,16:23:495142
0,16:23:495141
0,16:23:495140
0,16:23:495139
0,16:23:495138
0,16:23:495137
0,16:23:495136
0,16:23:495135
0,16:23:495134
0,16:23:495133
0,16:23:495132
0,16:23:495131
0,16:23:495130
0,16:23:495129
0,16:23:495128
0,16:23:495127
0,16:23:495126
0,16:23:495125
0,16:23:495124
0,16:23:495123
0,16:23:495122
0,16:23:495121
0,16:23:495120
0,16:23:495119
0,16:23:495118
0,16:23:495117
0,16:23:495116
0,16:23:495115
0,16:23:495114
0,16:23:495113
0,16:23:495112
0,16:23:495111
0,16:23:495110
0,16:23:495109
0,16:23:495108
0,16:23:495107
0,16:23:495106
0,16:23:495105
0,16:23:495104
0,16:23:495103
0,16:23:495102
0,16:23:495101
0,16:23:495100
0,16:23:495099
0,16:23:495098
0,16:23:495097
0,16:23:495096
0,16:23:495095
0,16:23:495094
0,16:23:495093
0,16:23:495092
0,16:23:495091
0,16:23:495090
0,16:23:495089
0,16:23:495088
0,16:23:495087
0,16:23:495086
0,16:23:495085
0,16:23:495084
0,16:23:495083
0,16:23:495082
0,16:23:495081
0,16:23:495080
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional