You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-01-26 - 13:41
[ 290.152] (II) VESA: driver for VESA chipsets: vesa
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot4.osadl.org (updated Mon Jan 26, 2026 00:43:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
26409996657,5cyclictest29-21ksoftirqd/222:31:082
45642640,7sleep30-21swapper/322:08:423
26400996254,4cyclictest21-21ksoftirqd/120:56:101
2640999605,48cyclictest0-21swapper/221:14:292
26417995911,41cyclictest27904-21sendmail_mailtr18:46:393
2640999588,44cyclictest4644-21latency_hist21:26:112
2640999588,44cyclictest4644-21latency_hist21:26:112
2641799575,44cyclictest0-21swapper/322:36:293
2640999574,47cyclictest0-21swapper/221:32:192
2641799564,46cyclictest0-21swapper/323:50:163
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional