You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-04 - 00:06
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot4.osadl.org (updated Mon Nov 03, 2025 12:43:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1907699765,35cyclictest0-21swapper/304:06:393
1907699725,33cyclictest0-21swapper/304:44:153
19076997211,5cyclictest0-21swapper/306:17:063
1907699717,7cyclictest0-21swapper/303:41:283
1907699714,39cyclictest0-21swapper/304:35:263
1907699708,33cyclictest0-21swapper/303:34:173
1907699693,38cyclictest0-21swapper/304:52:273
1907699693,38cyclictest0-21swapper/304:52:273
19076996910,5cyclictest0-21swapper/303:56:493
19076996910,5cyclictest0-21swapper/303:56:493
1907699689,30cyclictest0-21swapper/305:59:043
1907699687,31cyclictest0-21swapper/305:48:543
1907699686,7cyclictest0-21swapper/305:55:053
1907699685,35cyclictest0-21swapper/305:24:193
1907699674,37cyclictest0-21swapper/306:00:153
1907699663,9cyclictest0-21swapper/306:06:453
1907699654,37cyclictest0-21swapper/305:05:383
1907699654,36cyclictest0-21swapper/306:24:363
1907699654,35cyclictest0-21swapper/305:30:493
1907699644,36cyclictest0-21swapper/306:31:153
1907699644,36cyclictest0-21swapper/306:31:153
1907699644,36cyclictest0-21swapper/306:27:043
1907699644,16cyclictest0-21swapper/304:59:583
1907699643,35cyclictest21207-21/usr/sbin/munin03:45:233
1907699634,36cyclictest0-21swapper/305:37:413
1907699634,36cyclictest0-21swapper/305:37:413
1907699634,36cyclictest0-21swapper/304:49:463
1907699634,36cyclictest0-21swapper/304:49:463
1907699634,35cyclictest0-21swapper/306:11:093
1907699634,15cyclictest0-21swapper/304:14:433
1907699624,36cyclictest0-21swapper/304:33:583
1907699624,36cyclictest0-21swapper/304:19:273
1907099614,51cyclictest0-21swapper/206:02:442
1906599593,50cyclictest0-21swapper/101:10:341
1878325811,40sleep20-21swapper/201:09:482
1907099578,43cyclictest0-21swapper/205:11:562
1907099575,46cyclictest0-21swapper/206:33:142
1907099575,46cyclictest0-21swapper/206:33:142
1907099574,48cyclictest0-21swapper/204:30:082
1907099574,47cyclictest0-21swapper/205:54:552
1907099574,47cyclictest0-21swapper/202:45:362
1907099564,46cyclictest0-21swapper/206:18:452
1907099564,46cyclictest0-21swapper/204:49:492
1907099564,46cyclictest0-21swapper/204:49:492
19070995545,5cyclictest29-21ksoftirqd/204:10:072
1907099544,46cyclictest0-21swapper/206:25:292
1907099534,43cyclictest0-21swapper/206:07:352
1907099533,46cyclictest0-21swapper/205:01:212
1907099533,45cyclictest0-21swapper/204:12:092
1907099526,41cyclictest0-21swapper/205:49:392
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional