You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-22 - 17:23
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackbslot4.osadl.org (updated Sat Nov 22, 2025 12:43:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2319099605,49cyclictest0-21swapper/306:28:223
2319099583,48cyclictest30744-21sshd02:45:013
2319099573,8cyclictest0-21swapper/301:49:473
2292225712,16sleep30-21swapper/300:59:553
2318299567,43cyclictest0-21swapper/204:51:152
2316999564,46cyclictest0-21swapper/004:34:150
2316999554,46cyclictest0-21swapper/005:22:140
2283825510,15sleep10-21swapper/100:58:561
2319099543,45cyclictest0-21swapper/304:10:143
2318299544,45cyclictest0-21swapper/203:19:242
2316999544,45cyclictest0-21swapper/003:40:260
2316999542,47cyclictest15624-21timerwakeupswit05:00:240
2319099532,46cyclictest361ktimersoftd/304:50:233
2319099524,43cyclictest0-21swapper/305:57:433
2318299529,38cyclictest0-21swapper/204:13:532
2318299524,42cyclictest0-21swapper/206:17:012
2318299524,42cyclictest0-21swapper/204:18:352
2316999525,41cyclictest0-21swapper/006:23:340
2316999525,41cyclictest0-21swapper/004:13:250
2319099514,41cyclictest0-21swapper/302:50:103
2319099512,6cyclictest7060-21latency_hist03:04:573
2319099512,43cyclictest557-21systemd-logind03:59:553
2318299514,41cyclictest0-21swapper/206:10:462
2318299513,44cyclictest0-21swapper/205:43:462
2318299513,43cyclictest0-21swapper/205:04:132
2318299513,43cyclictest0-21swapper/204:57:052
2318299513,43cyclictest0-21swapper/204:35:552
2316999518,38cyclictest0-21swapper/004:53:550
2316999514,41cyclictest0-21swapper/006:28:320
2316999513,42cyclictest0-21swapper/003:56:370
2319099504,39cyclictest0-21swapper/305:39:373
2318299505,39cyclictest0-21swapper/205:55:162
23182995012,32cyclictest0-21swapper/203:14:342
2316999509,35cyclictest0-21swapper/004:20:270
2316999509,35cyclictest0-21swapper/004:20:270
2316999505,38cyclictest0-21swapper/003:00:080
2316999503,4cyclictest0-21swapper/004:49:150
2319099494,40cyclictest0-21swapper/306:24:123
2319099494,40cyclictest0-21swapper/305:02:243
2318299499,35cyclictest0-21swapper/204:31:082
2318299498,35cyclictest0-21swapper/204:25:402
2318299494,40cyclictest0-21swapper/203:05:232
2318299494,39cyclictest0-21swapper/205:20:542
2318299494,39cyclictest0-21swapper/204:06:512
2318299494,39cyclictest0-21swapper/203:01:592
2318299493,41cyclictest0-21swapper/203:47:362
2318299492,41cyclictest588-21irqbalance05:08:542
23182994911,32cyclictest0-21swapper/205:34:382
2318299491,44cyclictest27-21rcuc/203:30:162
2316999494,9cyclictest0-21swapper/004:18:050
2316999494,40cyclictest0-21swapper/005:26:040
2316999494,39cyclictest0-21swapper/005:52:430
23169994917,6cyclictest3790-21diskmemload04:36:580
23169994914,9cyclictest3790-21diskmemload05:10:550
23169994912,31cyclictest0-21swapper/005:32:390
23169994912,31cyclictest0-21swapper/001:25:200
2319099487,34cyclictest28575-21aten_rbpower_po03:40:113
2319099486,37cyclictest361ktimersoftd/302:35:193
2319099486,37cyclictest0-21swapper/304:14:583
2319099486,37cyclictest0-21swapper/304:02:053
2319099485,37cyclictest0-21swapper/305:33:333
2319099485,36cyclictest20026-21/usr/sbin/munin06:00:203
2319099484,39cyclictest0-21swapper/305:16:443
2319099484,39cyclictest0-21swapper/305:16:443
2319099484,38cyclictest0-21swapper/305:41:573
2319099483,40cyclictest361ktimersoftd/305:25:293
2319099483,40cyclictest0-21swapper/303:09:263
23190994812,30cyclictest0-21swapper/303:51:503
23190994811,31cyclictest0-21swapper/304:39:083
23190994810,33cyclictest18373-21missed_timers05:05:193
2318299489,33cyclictest0-21swapper/203:27:082
2318299488,34cyclictest0-21swapper/204:45:342
2318299484,39cyclictest0-21swapper/204:20:432
2318299484,39cyclictest0-21swapper/204:20:432
2318299484,38cyclictest0-21swapper/205:19:292
2318299484,38cyclictest0-21swapper/205:19:292
2318299484,38cyclictest0-21swapper/203:55:122
2318299484,38cyclictest0-21swapper/203:35:292
2318299483,39cyclictest0-21swapper/206:02:322
23182994810,32cyclictest0-21swapper/205:35:432
2316999485,38cyclictest0-21swapper/005:16:540
2316999485,38cyclictest0-21swapper/005:16:540
2316999485,37cyclictest0-21swapper/003:51:360
2316999485,37cyclictest0-21swapper/003:11:390
2316999484,38cyclictest0-21swapper/006:16:100
2316999484,38cyclictest0-21swapper/005:41:180
2316999484,38cyclictest0-21swapper/005:38:450
2316999484,38cyclictest0-21swapper/003:22:230
2316999484,38cyclictest0-21swapper/003:22:230
2316999483,8cyclictest588-21irqbalance06:13:330
2316999483,41cyclictest0-21swapper/003:06:170
2316999483,40cyclictest0-21swapper/005:57:530
2316999482,41cyclictest14020-21ssh04:59:280
2319099476,36cyclictest0-21swapper/306:15:393
2319099476,36cyclictest0-21swapper/305:53:013
2319099476,36cyclictest0-21swapper/305:44:593
2319099476,36cyclictest0-21swapper/304:26:083
2319099476,36cyclictest0-21swapper/303:29:063
2319099476,35cyclictest0-21swapper/304:43:093
2319099475,37cyclictest0-21swapper/303:37:053
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional