You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-24 - 15:57

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Phytec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackbslot5s.osadl.org (updated Fri Apr 24, 2026 12:44:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3394396995143,4cyclictest3422214-21ls08:30:013
3394392995143,6cyclictest3417030-21kworker/u8:1+events_unbound09:09:402
3394383995144,4cyclictest3439510-21idleruntime-cro09:20:010
3394383995042,5cyclictest3459948-21munin-plugin-st10:20:000
3394387994939,6cyclictest3446719-21tune2fs09:40:151
3394396994838,7cyclictest3499135-21grep12:10:253
3394396994739,5cyclictest3463362-21latency_hist10:30:003
3394396994737,7cyclictest3497414-21grep12:05:243
3394392994741,4cyclictest3455052-21kworker/u8:1+events_unbound11:00:072
3394392994639,4cyclictest3406856-21cron07:45:012
3394387994537,5cyclictest3418785-21sh08:20:021
3394383994532,9cyclictest3468056-21grep10:40:240
3394392994431,9cyclictest3401305-21grep07:25:252
3394387994430,10cyclictest3501281-21munin-run12:20:001
3394383994426,4cyclictest131rcu_preempt08:15:220
3394396994233,5cyclictest3442897-21ls09:30:013
3394396994232,7cyclictest3414938-21grep08:05:253
3394396994230,8cyclictest3487455-21idleruntime-cro11:40:003
3394392994217,6cyclictest131rcu_preempt09:40:102
3394383994235,4cyclictest3483609-21unixbench_singl11:25:250
3394387994129,8cyclictest3454410-21grep10:00:241
3394383994127,10cyclictest3476745-21grep11:05:250
3394383994127,10cyclictest3476745-21grep11:05:250
3394396994027,9cyclictest391ktimers/310:35:143
3394396993929,7cyclictest3506136-21grep12:30:233
3394392993933,4cyclictest3494312-21kworker/u8:3+events_unbound12:30:272
3394392993827,7cyclictest3504897-21cron12:30:012
3394383993829,6cyclictest3493979-21grep11:55:240
3394383993826,8cyclictest3463360-21idleruntime-cro10:30:000
3394392993730,5cyclictest3370601-21kworker/u8:3+events_unbound07:18:422
3394392993730,5cyclictest3370601-21kworker/u8:3+events_unbound07:18:412
3394392993730,4cyclictest3459958-21sendmail10:20:012
3394392993729,4cyclictest0-21swapper/208:30:152
3394392993728,6cyclictest3465428-21fschecks_count10:35:162
3394392993713,7cyclictest32-21ksoftirqd/207:20:242
3394387993729,4cyclictest0-21swapper/109:15:241
3394387993720,14cyclictest24-21ksoftirqd/112:05:121
3394396993628,4cyclictest0-21swapper/308:15:153
3394387993626,6cyclictest3468466-21cron10:45:001
3394383993625,7cyclictest3481897-21grep11:20:250
3394383993610,7cyclictest11-21ksoftirqd/011:40:170
3394396993525,7cyclictest3454827-21sh10:05:003
3394396993525,7cyclictest3433961-21grep09:00:253
3394392993527,4cyclictest0-21swapper/207:35:012
339439299351,7cyclictest0-21swapper/208:55:112
3394392993515,7cyclictest131rcu_preempt09:50:112
339438399359,6cyclictest11-21ksoftirqd/011:15:000
339438399359,5cyclictest11-21ksoftirqd/009:00:000
339438399356,10cyclictest3409109-21if_eth107:50:170
3394383993525,7cyclictest3473322-21grep10:55:250
3394383993525,6cyclictest0-21swapper/008:30:240
3394383993524,6cyclictest0-21swapper/009:29:420
3394383993510,5cyclictest11-21ksoftirqd/012:25:010
3394396993424,6cyclictest0-21swapper/307:50:253
3394392993424,6cyclictest0-21swapper/208:05:022
3394392993419,5cyclictest3492403-21kworker/u8:1+events_unbound12:21:432
3394392993413,4cyclictest0-21swapper/210:05:152
3394392993413,4cyclictest0-21swapper/210:05:152
3394392993413,12cyclictest131rcu_preempt11:05:252
3394392993413,12cyclictest131rcu_preempt11:05:252
3394387993424,7cyclictest3432225-21unixbench_singl08:55:241
3394387993424,6cyclictest0-21swapper/111:24:591
3394383993426,5cyclictest3395591-21unixbench_singl07:10:250
3394383993426,5cyclictest3395591-21unixbench_singl07:10:240
3394383993424,7cyclictest3451407-21sh09:55:000
3394383993424,7cyclictest0-21swapper/012:20:000
3394383993420,11cyclictest121ktimers/012:05:110
3394383993411,5cyclictest3414394-21missed_timers08:05:200
339439699331,3cyclictest131rcu_preempt12:20:123
339439299339,13cyclictest32-21ksoftirqd/210:30:232
3394392993327,4cyclictest3420209-21kworker/u8:2+events_unbound08:29:312
3394392993326,5cyclictest3404835-21kworker/u8:0+events_unbound07:54:412
3394392993326,3cyclictest0-21swapper/211:35:262
3394392993325,4cyclictest0-21swapper/211:30:252
3394392993322,7cyclictest3444164-21grep09:30:252
3394392993312,3cyclictest131rcu_preempt10:00:012
3394387993324,5cyclictest0-21swapper/109:25:151
3394387993321,8cyclictest3476762-21grep11:05:251
3394387993321,8cyclictest3476762-21grep11:05:251
3394383993322,4cyclictest131rcu_preempt08:51:410
3394396993224,4cyclictest0-21swapper/310:20:243
3394396993220,9cyclictest391ktimers/309:10:123
3394392993226,4cyclictest3434374-21grep09:05:012
3394392993224,4cyclictest0-21swapper/210:49:592
3394392993214,9cyclictest131rcu_preempt10:57:032
3394392993211,11cyclictest32-21ksoftirqd/210:20:152
3394387993225,4cyclictest0-21swapper/112:20:241
3394387993225,4cyclictest0-21swapper/107:20:261
3394387993224,4cyclictest0-21swapper/112:00:221
3394387993224,4cyclictest0-21swapper/109:09:391
3394387993223,5cyclictest0-21swapper/110:45:151
3394387993222,6cyclictest0-21swapper/107:35:151
3394387993218,11cyclictest3394377-21cyclictest08:00:121
3394387993215,14cyclictest24-21ksoftirqd/111:55:121
339438399329,7cyclictest11-21ksoftirqd/010:20:120
339438399329,6cyclictest3402151-21tune2fs07:30:150
339438399329,6cyclictest11-21ksoftirqd/007:45:250
339438399329,6cyclictest11-21ksoftirqd/007:45:240
339438399329,5cyclictest11-21ksoftirqd/008:25:020
339438399328,7cyclictest0-21swapper/012:00:220
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional