You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-02 - 14:44

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Phytec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackbslot5s.osadl.org (updated Sun Aug 02, 2026 00:44:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
19098995144,5cyclictest89894-21kworker/u8:3+events_unbound22:57:400
19102994842,4cyclictest89894-21kworker/u8:3+events_unbound22:52:401
19107994635,7cyclictest78687-21grep22:00:172
19102994636,5cyclictest45440-21munin-plugin-st20:25:011
19111994529,12cyclictest391ktimers/323:25:113
19098994539,4cyclictest53600-21kworker/u8:0+events_unbound20:52:230
19102994437,4cyclictest88496-21latency_hist22:30:001
19102994434,7cyclictest121144-21grep00:00:321
19107994337,4cyclictest117902-21apt23:55:012
19111994235,4cyclictest107285-21unixbench_singl23:20:343
19111994232,6cyclictest0-21swapper/321:22:253
19098994234,4cyclictest71418-21cron21:40:010
19098994135,4cyclictest71067-21kworker/u8:1+events_unbound22:22:340
19098994135,4cyclictest71067-21kworker/u8:1+events_unbound22:22:330
19102994031,5cyclictest0-21swapper/123:40:001
19102994031,5cyclictest0-21swapper/123:40:001
19102994030,5cyclictest0-21swapper/120:40:001
19107993931,4cyclictest0-21swapper/200:40:002
19102993927,9cyclictest98737-21sendmail23:00:011
19098993933,4cyclictest63981-21kworker/u8:0+events_unbound21:57:300
19111993725,7cyclictest0-21swapper/320:20:253
19102993726,7cyclictest92332-21cut22:40:161
19102993725,8cyclictest0-21swapper/100:39:591
19098993729,6cyclictest121ktimers/021:00:100
19098993729,4cyclictest0-21swapper/022:20:000
19098993728,7cyclictest121ktimers/022:35:140
19111993626,6cyclictest0-21swapper/319:47:123
1910299368,8cyclictest24-21ksoftirqd/123:05:141
19102993627,5cyclictest0-21swapper/122:20:241
19102993627,5cyclictest0-21swapper/122:20:241
19102993621,9cyclictest131rcu_preempt19:47:481
19102993618,14cyclictest231ktimers/119:55:131
19111993524,7cyclictest43705-21sh20:20:003
19111993523,9cyclictest391ktimers/320:40:153
19107993528,3cyclictest0-21swapper/222:20:162
19107993528,3cyclictest0-21swapper/222:20:152
19107993527,4cyclictest0-21swapper/222:15:172
19107993526,5cyclictest31773-21cron19:45:012
19107993526,4cyclictest0-21swapper/219:35:162
19102993524,8cyclictest41581-21grep20:10:281
19102993524,7cyclictest53484-21grep20:45:271
19098993529,4cyclictest45376-21kworker/u8:1+events_unbound20:27:200
19098993529,4cyclictest45376-21kworker/u8:1+events_unbound20:27:200
19111993425,6cyclictest64191-21grep21:20:013
19111993423,7cyclictest0-21swapper/319:40:013
19111993423,6cyclictest0-21swapper/322:10:263
19111993423,6cyclictest0-21swapper/320:00:273
19111993422,7cyclictest0-21swapper/300:15:263
19107993426,4cyclictest0-21swapper/222:27:332
19107993426,4cyclictest0-21swapper/221:47:282
19107993426,4cyclictest0-21swapper/221:10:012
19102993425,5cyclictest0-21swapper/121:20:001
19102993423,7cyclictest28356-21sh19:35:011
19102993421,5cyclictest131rcu_preempt21:25:071
19102993417,10cyclictest131rcu_preempt20:28:061
19102993417,10cyclictest131rcu_preempt20:28:051
19098993427,4cyclictest36729-21kworker/u8:0+events_unbound20:17:180
19098993426,4cyclictest0-21swapper/020:00:010
19098993426,3cyclictest0-21swapper/019:15:020
19111993324,4cyclictest0-21swapper/319:20:253
19111993323,6cyclictest0-21swapper/323:15:003
19111993322,7cyclictest0-21swapper/322:35:283
19111993322,6cyclictest0-21swapper/300:35:273
19107993325,4cyclictest104052-21sh23:15:012
19107993321,9cyclictest112784-21sendmail23:40:002
19107993321,9cyclictest112784-21sendmail23:40:002
19102993325,4cyclictest0-21swapper/120:55:151
1909899334,5cyclictest131rcu_preempt22:25:140
19098993326,4cyclictest0-21swapper/023:55:010
19098993325,5cyclictest0-21swapper/020:55:250
19098993325,4cyclictest0-21swapper/022:47:360
19098993325,4cyclictest0-21swapper/021:25:250
19098993323,8cyclictest121ktimers/022:00:130
1909899330,30cyclictest0-21swapper/020:20:120
19111993222,6cyclictest0-21swapper/323:05:013
19107993224,4cyclictest0-21swapper/222:35:182
19102993224,4cyclictest0-21swapper/120:05:251
19102993217,5cyclictest131rcu_preempt21:38:251
19102993216,4cyclictest131rcu_preempt21:10:321
19098993224,3cyclictest0-21swapper/021:45:010
19111993124,3cyclictest0-21swapper/319:25:243
19111993123,6cyclictest41999-21cron20:15:013
19111993123,5cyclictest0-21swapper/323:55:013
19111993123,4cyclictest0-21swapper/322:00:003
19111993121,6cyclictest0-21swapper/322:05:263
19111993120,6cyclictest0-21swapper/319:15:273
19107993124,4cyclictest0-21swapper/223:20:332
19107993123,4cyclictest0-21swapper/223:00:252
1910299314,8cyclictest24-21ksoftirqd/123:55:251
19102993124,4cyclictest221rcuc/119:53:441
19102993118,8cyclictest31775-21cron19:45:001
19102993116,9cyclictest131rcu_preempt21:06:021
19102993112,3cyclictest131rcu_preempt21:58:451
19098993124,3cyclictest0-21swapper/022:50:260
19098993124,3cyclictest0-21swapper/000:30:250
1909899311,4cyclictest131rcu_preempt23:10:120
1909899311,26cyclictest76556-21awk21:55:010
19111993024,3cyclictest0-21swapper/323:19:593
19111993023,4cyclictest57355-21kthreadd21:00:013
19111993020,7cyclictest0-21swapper/319:45:013
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional