You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-14 - 20:47

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Phytec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackbslot5s.osadl.org (updated Tue Apr 14, 2026 12:44:47)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1921701995338,11cyclictest311ktimers/208:35:132
1921693995339,9cyclictest121ktimers/009:45:130
1921705995139,8cyclictest1956975-21apt-key08:50:013
1921701995036,10cyclictest311ktimers/212:25:122
1921705994814,14cyclictest40-21ksoftirqd/308:35:143
1921701994737,7cyclictest1978936-21unixbench_singl09:50:252
1921701994630,12cyclictest311ktimers/207:30:122
1921696994535,7cyclictest1989978-21fschecks_count10:25:161
1921701994432,9cyclictest311ktimers/209:30:102
1921696994436,5cyclictest1972530-21sh09:35:001
1921693994323,16cyclictest13550irq/42-30be0000.ethernet08:55:130
1921696994231,7cyclictest0-21swapper/108:00:011
1921696994229,9cyclictest231ktimers/110:05:121
1921693994233,4cyclictest1949720-21cron08:30:000
1921705994133,4cyclictest0-21swapper/307:59:273
1921705994130,8cyclictest1946331-21sendmail08:20:003
1921701994135,4cyclictest1954624-21kworker/u8:2+events_unbound08:49:362
1921701994127,6cyclictest1923103-21kworker/u8:1+events_unbound07:14:182
1921701994122,5cyclictest131rcu_preempt12:10:112
1921701994122,5cyclictest131rcu_preempt12:10:102
1921696994133,4cyclictest1960368-21cron09:00:001
1921701994034,4cyclictest1967674-21kworker/u8:4+events_unbound09:36:412
1921701994031,7cyclictest1946545-21kworker/u8:0+events_unbound08:34:332
1921701994019,10cyclictest0-21swapper/210:40:172
1921705993930,6cyclictest0-21swapper/309:35:003
1921705993928,8cyclictest0-21swapper/309:10:013
1921701993931,5cyclictest1925644-21sh07:20:012
1921701993928,7cyclictest0-21swapper/212:40:002
1921705993831,4cyclictest0-21swapper/308:55:003
1921705993829,5cyclictest2024558-21munin-plugin-st12:05:003
1921701993824,4cyclictest131rcu_preempt11:40:422
1921701993824,10cyclictest311ktimers/210:45:122
1921701993818,9cyclictest131rcu_preempt11:15:162
1921696993826,7cyclictest0-21swapper/110:20:251
1921696993826,7cyclictest0-21swapper/110:20:241
1921693993830,3cyclictest0-21swapper/008:50:010
1921693993827,7cyclictest0-21swapper/011:05:240
1921693993827,7cyclictest0-21swapper/011:05:240
1921693993824,11cyclictest121ktimers/010:40:130
1921705993726,8cyclictest391ktimers/311:10:133
1921701993728,5cyclictest1939305-21sendmail08:00:002
1921701993721,5cyclictest131rcu_preempt10:15:252
1921701993720,4cyclictest131rcu_preempt09:13:002
1921696993726,7cyclictest0-21swapper/110:50:151
1921696993724,9cyclictest231ktimers/111:00:121
1921693993729,5cyclictest2008766-21munin-run11:20:000
1921693993725,6cyclictest0-21swapper/009:05:260
1921705993630,4cyclictest1967415-21latency_hist09:20:013
192170599361,31cyclictest2032884-21unixbench_singl12:25:253
1921701993615,6cyclictest131rcu_preempt10:25:262
1921701993615,3cyclictest0-21swapper/207:25:312
1921705993528,4cyclictest0-21swapper/309:00:003
1921705993527,4cyclictest0-21swapper/307:14:163
1921705993524,7cyclictest2028124-21grep12:15:013
1921705993524,7cyclictest2028124-21grep12:15:003
1921701993529,4cyclictest1967674-21kworker/u8:4+events_unbound09:44:442
1921701993528,4cyclictest1977661-21idleruntime-cro09:50:012
1921701993523,3cyclictest131rcu_preempt08:40:242
1921701993517,4cyclictest1939732-21kworker/u8:4-events_freezable_power_08:24:432
1921696993525,6cyclictest0-21swapper/111:40:271
1921696993524,7cyclictest0-21swapper/107:15:011
1921693993528,4cyclictest2015895-21kworker/u8:0+events_unbound11:45:060
1921693993526,5cyclictest0-21swapper/012:40:000
1921693993526,4cyclictest0-21swapper/010:50:000
1921693993525,6cyclictest0-21swapper/012:30:010
1921705993426,5cyclictest0-21swapper/312:00:003
1921705993424,7cyclictest1948416-21tune2fs08:25:143
1921701993427,5cyclictest2024186-21kworker/u8:3+events_unbound12:05:102
1921701993427,5cyclictest2024186-21kworker/u8:3+events_unbound12:05:102
1921701993422,8cyclictest0-21swapper/211:30:242
1921701993421,5cyclictest131rcu_preempt10:00:002
1921701993418,5cyclictest131rcu_preempt11:20:162
1921701993416,11cyclictest131rcu_preempt09:25:232
1921701993413,11cyclictest0-21swapper/208:08:562
1921696993427,5cyclictest1981051-21cron10:00:011
1921696993424,6cyclictest0-21swapper/109:50:001
1921696993422,4cyclictest0-21swapper/112:25:151
1921693993425,5cyclictest0-21swapper/010:10:250
1921693993423,7cyclictest0-21swapper/007:45:020
192170599332,5cyclictest131rcu_preempt07:15:113
192170199335,10cyclictest1939899-21fschecks_count08:00:162
1921701993323,3cyclictest131rcu_preempt10:20:192
1921701993323,3cyclictest131rcu_preempt10:20:192
1921701993321,4cyclictest131rcu_preempt09:20:242
1921701993317,5cyclictest1933894-21kworker/u8:3-events_freezable_power_07:52:492
1921701993313,5cyclictest131rcu_preempt09:15:212
1921701993313,12cyclictest131rcu_preempt08:10:222
1921701993312,12cyclictest131rcu_preempt11:05:012
1921701993311,12cyclictest32-21ksoftirqd/208:50:232
1921696993324,6cyclictest0-21swapper/108:15:171
1921696993322,7cyclictest231ktimers/111:05:121
1921696993322,7cyclictest231ktimers/111:05:111
1921696993318,10cyclictest231ktimers/109:10:121
1921693993326,3cyclictest0-21swapper/011:50:150
1921693993322,6cyclictest0-21swapper/007:35:260
1921705993225,4cyclictest0-21swapper/310:20:003
1921705993225,4cyclictest0-21swapper/309:50:253
192170199326,14cyclictest32-21ksoftirqd/210:10:002
1921701993225,5cyclictest2015895-21kworker/u8:0+events_unbound11:45:072
1921701993223,6cyclictest2001097-21grep10:55:252
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional