You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-07 - 12:27

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Phytec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot5s.osadl.org (updated Fri Mar 06, 2026 12:44:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3127992994936,10cyclictest391ktimers/309:10:123
3127988994738,7cyclictest3180119-21kworker/u8:3+events_unbound09:39:302
3127988994733,7cyclictest3145574-21kworker/u8:3+events_unbound08:04:142
3127988994537,6cyclictest3194103-21kworker/u8:0+events_unbound10:24:322
3127988994537,6cyclictest3194103-21kworker/u8:0+events_unbound10:24:322
3127983994534,8cyclictest3201211-21munin-run10:40:011
3127988994430,9cyclictest311ktimers/208:50:132
3127979994434,7cyclictest3159624-21sh08:40:010
3127988994236,4cyclictest3204245-21kworker/u8:3+events_unbound11:14:362
3127988994236,4cyclictest3170310-21kworker/u8:0+events_unbound09:14:252
3127992994133,5cyclictest3209756-21munin-plugin-st11:05:003
3127983994030,7cyclictest438-21cron09:30:011
3127979993931,5cyclictest3230175-21unixbench_multi12:00:250
3127979993926,8cyclictest3242346-21grep12:35:250
3127979993926,8cyclictest3242346-21grep12:35:250
3127988993832,4cyclictest3216567-21kworker/u8:0+events_unbound11:44:392
3127988993827,7cyclictest3130623-21grep07:15:152
3127988993729,4cyclictest3152616-21sendmail08:20:002
3127988993726,3cyclictest131rcu_preempt07:37:002
3127988993720,10cyclictest131rcu_preempt08:41:572
3127979993727,7cyclictest3160878-21grep08:40:240
3127992993626,7cyclictest3226737-21grep11:50:243
312798899368,8cyclictest32-21ksoftirqd/208:40:002
3127988993620,9cyclictest131rcu_preempt11:20:202
3127988993619,9cyclictest131rcu_preempt12:30:222
3127988993618,11cyclictest131rcu_preempt08:08:362
3127983993624,8cyclictest0-21swapper/112:00:261
3127979993626,6cyclictest3188607-21grep10:00:240
3127979993626,6cyclictest3184960-21grep09:50:240
3127992993528,4cyclictest3211666-21idleruntime-cro11:10:003
3127988993522,9cyclictest3211218-21grep11:05:252
3127988993512,7cyclictest32-21ksoftirqd/212:39:592
3127988993512,7cyclictest32-21ksoftirqd/212:39:592
3127983993527,5cyclictest3237461-21kworker/u8:0+events_unbound12:24:411
3127983993527,4cyclictest0-21swapper/108:45:171
3127983993524,7cyclictest0-21swapper/110:50:271
3127992993426,4cyclictest0-21swapper/309:40:263
3127992993426,4cyclictest0-21swapper/309:40:253
3127992993424,6cyclictest0-21swapper/307:20:273
3127988993426,4cyclictest0-21swapper/210:10:162
3127988993424,7cyclictest311ktimers/207:45:162
3127988993422,8cyclictest3178188-21grep09:30:262
3127988993422,5cyclictest131rcu_preempt09:24:402
3127988993420,5cyclictest131rcu_preempt11:25:362
3127988993416,9cyclictest131rcu_preempt08:20:172
3127988993413,5cyclictest131rcu_preempt09:50:222
3127988993410,4cyclictest0-21swapper/211:00:242
3127983993425,5cyclictest3173719-21latency_hist09:20:011
3127983993425,4cyclictest0-21swapper/111:35:151
3127983993423,7cyclictest0-21swapper/109:45:251
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional