You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-17 - 12:44

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Phytec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot5s.osadl.org (updated Tue Mar 17, 2026 00:44:48)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1591756994941,4cyclictest1628727-21cron20:55:012
1591752994937,9cyclictest231ktimers/123:45:131
1591761994734,10cyclictest391ktimers/323:25:113
1591761994532,10cyclictest391ktimers/323:05:123
1591756994536,6cyclictest1609934-21fschecks_count20:00:152
1591756994536,5cyclictest1675422-21audit_send_reply23:10:002
1591748994432,8cyclictest1654277-21grep22:05:230
159175299437,9cyclictest24-21ksoftirqd/122:30:111
1591752994336,4cyclictest1651347-21sendmail22:00:001
1591756994233,6cyclictest1653038-21cron22:05:012
1591752994231,8cyclictest1626824-21idleruntime-cro20:50:011
1591756994135,4cyclictest1656056-21kworker/u8:0+events_unbound22:12:272
1591756994134,4cyclictest0-21swapper/223:55:012
1591756994132,6cyclictest1602716-21cron19:40:012
1591752994128,9cyclictest1699082-21grep00:15:281
1591748994130,6cyclictest0-21swapper/023:00:000
1591756994031,6cyclictest1663712-21fschecks_time22:35:162
1591752994034,4cyclictest1642263-21kworker/u8:2+events_unbound21:37:241
1591748994033,4cyclictest1695898-21idleruntime-cro00:10:010
1591748994021,5cyclictest1609418-21kworker/u8:3+events_unbound21:31:590
1591756993932,4cyclictest1616388-21sendmail20:20:012
1591756993929,6cyclictest1592954-21unixbench_singl19:10:262
1591752993932,4cyclictest0-21swapper/119:20:011
1591752993928,7cyclictest1683952-21munin-plugin-st23:35:011
1591752993927,8cyclictest1598853-21grep19:25:241
1591748993930,6cyclictest0-21swapper/022:20:010
1591748993930,6cyclictest0-21swapper/021:00:250
1591748993930,5cyclictest0-21swapper/021:44:590
1591748993930,5cyclictest0-21swapper/021:44:590
1591761993829,5cyclictest0-21swapper/322:15:003
1591756993829,6cyclictest1704634-21munin-plugin-st00:35:002
1591752993827,7cyclictest1678342-21grep23:15:251
1591756993728,6cyclictest1599694-21fschecks_count19:30:172
1591756993727,6cyclictest1603972-21unixbench_multi19:40:252
1591756993727,5cyclictest0-21swapper/219:20:252
1591752993730,4cyclictest0-21swapper/120:30:151
1591752993726,7cyclictest0-21swapper/122:05:241
1591752993720,10cyclictest1656885-21fschecks_time22:15:171
1591752993719,5cyclictest131rcu_preempt20:00:131
1591761993628,4cyclictest0-21swapper/322:30:263
1591752993630,4cyclictest1687319-21kworker/u8:0+events_unbound00:02:401
1591752993624,8cyclictest0-21swapper/100:25:001
1591752993624,8cyclictest0-21swapper/100:25:001
1591752993618,9cyclictest131rcu_preempt23:55:171
1591752993616,5cyclictest131rcu_preempt20:50:131
1591748993615,5cyclictest131rcu_preempt22:50:010
1591761993523,9cyclictest391ktimers/300:10:123
1591756993528,4cyclictest1619799-21idleruntime-cro20:30:012
1591752993528,3cyclictest0-21swapper/122:45:231
159175299351,9cyclictest0-21swapper/119:50:131
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional