You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-19 - 15:34

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Phytec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot5s.osadl.org (updated Fri Dec 19, 2025 12:44:46)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
426705995346,5cyclictest511058-21kworker/u8:1+events_unbound11:29:461
426709995242,6cyclictest478604-21munin-plugin-st09:40:012
426709994734,10cyclictest311ktimers/211:30:152
426709994524,11cyclictest449364-21kworker/u8:2+events_unbound08:32:422
426709994336,5cyclictest481955-21kworker/u8:2+events_unbound09:54:382
426709994335,5cyclictest475195-21auditctl09:30:012
426709994334,6cyclictest533747-21unixbench_multi12:15:242
426709994231,8cyclictest0-21swapper/210:20:012
426709994230,8cyclictest444262-21cron08:00:002
426705994231,7cyclictest0-21swapper/110:25:251
426700994234,4cyclictest520147-21munin-plugin-st11:40:000
426713994132,5cyclictest470084-21munin-plugin-st09:15:003
426709994032,4cyclictest506295-21latency_hist11:00:012
426709994031,4cyclictest0-21swapper/212:10:152
426705994029,6cyclictest0-21swapper/108:50:261
426700994032,5cyclictest431947-21unixbench_singl07:20:240
426700994029,8cyclictest468376-21grep09:10:000
426713993931,3cyclictest0-21swapper/307:24:133
426705993930,6cyclictest533745-21grep12:15:241
426713993828,7cyclictest493955-21head10:20:253
426713993826,9cyclictest391ktimers/312:05:133
426709993830,4cyclictest0-21swapper/208:55:272
426709993825,9cyclictest311ktimers/212:25:112
426705993827,7cyclictest0-21swapper/110:50:251
426713993724,8cyclictest0-21swapper/312:20:243
426709993730,5cyclictest457500-21kworker/u8:1+events_unbound09:44:382
426705993731,4cyclictest481955-21kworker/u8:2+events_unbound10:09:401
42670099378,11cyclictest511107-21chrt11:11:280
426700993728,5cyclictest0-21swapper/008:00:000
426713993627,5cyclictest0-21swapper/308:15:143
426713993627,4cyclictest0-21swapper/311:35:003
426713993625,7cyclictest467902-21grep09:05:253
426713993625,7cyclictest445783-21grep08:00:253
42670999365,5cyclictest131rcu_preempt11:00:132
426709993630,4cyclictest469988-21kworker/u8:3+events_unbound10:14:392
426709993628,4cyclictest0-21swapper/210:30:152
426709993628,4cyclictest0-21swapper/210:30:152
426709993625,8cyclictest471776-21auditctl09:20:002
426709993625,7cyclictest454275-21grep08:25:242
426709993619,13cyclictest311ktimers/212:20:132
426705993628,5cyclictest492448-21sendmail10:20:011
426700993626,5cyclictest0-21swapper/010:54:420
426713993527,4cyclictest0-21swapper/310:10:013
426713993526,5cyclictest434060-21ls07:30:013
426709993528,4cyclictest447905-21idleruntime-cro08:10:012
426709993516,6cyclictest511058-21kworker/u8:1+events_unbound11:19:162
426705993526,7cyclictest444444-21latency_hist08:00:011
426705993525,6cyclictest0-21swapper/111:00:261
426705993525,6cyclictest0-21swapper/110:40:001
426705993525,6cyclictest0-21swapper/110:40:001
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional