You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-26 - 06:37
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot7.osadl.org (updated Fri Dec 26, 2025 00:44:34)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
17139219711,85sleep117177-21switchtime19:06:241
17139219711,85sleep117177-21switchtime19:06:241
1788599126109,9cyclictest0-21swapper/123:50:071
178859910737,12cyclictest0-21swapper/122:45:121
178859910733,16cyclictest0-21swapper/123:40:071
17885991053,35cyclictest20859-21modprobe20:54:451
178859910435,14cyclictest0-21swapper/121:25:041
17885991043,39cyclictest11879-21grep20:25:221
178859910348,15cyclictest16669-21timerandwakeup23:36:241
178729910384,13cyclictest30214-40install23:59:440
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional