You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-18 - 16:24
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot7.osadl.org (updated Sat Jul 18, 2026 12:44:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3023221126,18sleep10-21swapper/106:55:181
305129910471,16cyclictest30495-21cyclictest11:07:141
305129910471,16cyclictest30495-21cyclictest11:07:141
30421210210,65sleep230442-21latency_hist06:56:502
30506999926,47cyclictest3478-21latency_hist07:11:490
294692987,61sleep029483-21/usr/sbin/munin06:52:200
30516999748,13cyclictest181rcu_preempt08:47:232
30512999674,14cyclictest0-21swapper/112:21:501
260542960,6sleep00-21swapper/009:29:230
30506999422,41cyclictest0-21swapper/011:52:080
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional