You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-12 - 15:02
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot7.osadl.org (updated Sun Apr 12, 2026 12:44:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2887217312,127sleep12920-21cut06:58:451
43519912048,48cyclictest29861-21apt-get11:23:360
43699910164,7cyclictest181rcu_preempt09:08:242
43699910164,7cyclictest181rcu_preempt09:08:242
43519910064,9cyclictest181rcu_preempt11:18:420
4369999776,12cyclictest0-21swapper/207:03:252
4369999573,15cyclictest17842-21kworker/u17:0-xprtiod11:33:532
4362999467,18cyclictest4319-21cyclictest08:03:231
4362999154,7cyclictest181rcu_preempt09:13:051
4362999152,11cyclictest181rcu_preempt09:20:341
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional