You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-19 - 16:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot7.osadl.org (updated Sun Jul 19, 2026 12:44:37)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
14851991193,53cyclictest6075-21ssh10:16:560
14851991193,53cyclictest6075-21ssh10:16:560
148519911833,11cyclictest0-21swapper/011:17:540
148519911595,14cyclictest24527-21unixbench_multi09:52:180
148519911427,11cyclictest0-21swapper/011:31:590
148519911427,11cyclictest0-21swapper/011:31:590
148519911361,46cyclictest13946-21ssh09:36:390
148519911350,57cyclictest14844-21cyclictest11:51:550
148519911350,57cyclictest14844-21cyclictest11:51:550
148649911273,32cyclictest11268-21kworker/u17:2-rpciod10:32:172
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional