You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-03 - 09:00
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot7.osadl.org (updated Wed Dec 03, 2025 00:44:31)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
82539911752,7cyclictest0-21swapper/019:30:150
82729911366,41cyclictest9107-21sh22:45:042
82729911366,41cyclictest9107-21sh22:45:042
82539911338,15cyclictest0-21swapper/019:28:420
82539911338,15cyclictest0-21swapper/019:28:420
82539911034,20cyclictest15869-21modprobe21:08:390
8253991103,33cyclictest32554-21ps23:24:110
8253991103,33cyclictest32554-21ps23:24:110
82539910654,44cyclictest0-21swapper/021:09:220
82539910645,13cyclictest20393-21unixbench_multi21:14:160
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional