You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-02 - 05:14
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackbslot7.osadl.org (updated Thu Jul 02, 2026 00:44:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
169149910648,28cyclictest16900-21cyclictest21:50:391
15605210513,57sleep015643-21fschecks_count18:53:190
15605210513,57sleep015643-21fschecks_count18:53:190
1291021020,6sleep10-21swapper/100:14:321
169099910122,48cyclictest0-21swapper/021:58:130
16909999663,26cyclictest297-21systemd-logind21:17:540
277862950,10sleep2371rcuc/221:57:562
16914999546,12cyclictest16900-21cyclictest21:35:181
16914999546,12cyclictest16900-21cyclictest21:35:181
1690999949,43cyclictest20956-21timerandwakeup23:33:290
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional