You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-30 - 17:23
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot7.osadl.org (updated Tue Jun 30, 2026 12:44:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
18539910430,35cyclictest0-21swapper/008:58:190
421210211,63sleep0499-21cstates06:53:200
18649910074,20cyclictest4509-21sshd10:38:312
100329911,57sleep21049-21mailstats06:53:422
1859999868,21cyclictest544-21cron08:27:591
1859999868,20cyclictest25053-21latency_hist08:08:031
1859999548,14cyclictest181rcu_preempt11:53:201
185999942,62cyclictest10902-21ssh11:43:281
1859999359,23cyclictest0-21swapper/109:38:371
130529318,46sleep30-21swapper/306:53:483
1864999114,44cyclictest39-21ksoftirqd/211:58:032
1859999145,26cyclictest0-21swapper/110:09:341
1864999018,42cyclictest39-21ksoftirqd/211:18:352
1859999056,14cyclictest181rcu_preempt10:56:491
1853999018,42cyclictest18681-21/usr/sbin/munin09:13:270
1864998966,8cyclictest181rcu_preempt11:44:352
1853998970,14cyclictest20294-21switchtime11:58:340
1853998970,13cyclictest22027-21latency_hist11:08:010
1864998722,33cyclictest39-21ksoftirqd/207:38:302
1853998765,15cyclictest24841-21sh09:23:340
1864998618,37cyclictest39-21ksoftirqd/209:58:182
1864998618,37cyclictest39-21ksoftirqd/209:58:182
1864998564,15cyclictest5623-21latency_hist08:48:022
1864998550,8cyclictest181rcu_preempt09:46:472
1864998550,8cyclictest181rcu_preempt09:46:472
1859998544,10cyclictest181rcu_preempt10:18:341
1853998554,22cyclictest2446-21ls08:38:170
1864998427,24cyclictest39-21ksoftirqd/209:13:212
1864998415,44cyclictest39-21ksoftirqd/210:33:022
1864998413,41cyclictest39-21ksoftirqd/210:48:292
1859998461,8cyclictest181rcu_preempt12:00:101
9692837,52sleep11000-21ps06:53:411
1864998320,31cyclictest39-21ksoftirqd/207:43:252
1864998318,33cyclictest39-21ksoftirqd/211:51:332
1859998361,15cyclictest1841-21cyclictest11:13:221
1859998341,14cyclictest181rcu_preempt10:58:081
1859998337,9cyclictest181rcu_preempt07:08:341
1859998334,10cyclictest181rcu_preempt09:49:411
1853998318,38cyclictest0-21swapper/011:28:280
1864998242,10cyclictest0-21swapper/212:08:182
1859998264,13cyclictest4220-21apt-key10:38:041
1859998257,8cyclictest181rcu_preempt09:55:271
1859998236,31cyclictest13991-21fschecks_count07:33:221
186899813,40cyclictest30570-21chrt10:28:033
186499818,45cyclictest39-21ksoftirqd/210:37:112
1864998145,8cyclictest181rcu_preempt08:38:222
1864998139,11cyclictest0-21swapper/208:48:172
1859998149,11cyclictest181rcu_preempt11:52:591
185999813,22cyclictest28212-21awk09:28:381
1853998158,16cyclictest30350-21idleruntime-cro10:27:590
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional