You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-18 - 07:42
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot7.osadl.org (updated Thu Jun 18, 2026 00:44:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
11741213715,87sleep211761-21unin-run18:58:542
11826991293,88cyclictest20294-21ssh22:49:070
11826991293,88cyclictest20294-21ssh22:49:070
1147221286,16sleep00-21swapper/018:55:580
118319911390,16cyclictest0-21swapper/121:19:281
118319911390,16cyclictest0-21swapper/121:19:281
359721020,7sleep30-21swapper/321:27:143
118359910285,9cyclictest0-21swapper/200:10:042
118319910186,8cyclictest0-21swapper/123:09:271
247022980,9sleep224701-21ssh23:49:462
247022980,9sleep224701-21ssh23:49:462
11826999663,12cyclictest181rcu_preempt19:34:050
1182699953,69cyclictest11341-21apt-get23:29:080
11835999477,11cyclictest352-21runrttasks22:30:552
11826999343,9cyclictest181rcu_preempt21:58:330
11826999343,9cyclictest181rcu_preempt21:58:330
1182699928,61cyclictest4024-21apt-get00:09:060
11835999064,17cyclictest11818-21cyclictest23:40:132
11835999064,17cyclictest11818-21cyclictest23:40:132
11826999064,16cyclictest15308-21ssh21:46:340
11826999052,18cyclictest181rcu_preempt21:11:480
11826999052,18cyclictest181rcu_preempt21:11:480
1182699899,71cyclictest23717-21apt-get23:49:100
1182699899,71cyclictest23717-21apt-get23:49:100
11831998863,17cyclictest2035-21latency_hist22:18:561
11826998853,12cyclictest181rcu_preempt19:08:540
11826998846,9cyclictest181rcu_preempt20:38:530
11826998833,12cyclictest181rcu_preempt00:07:060
11831998769,9cyclictest20729-21cron23:43:501
11831998769,9cyclictest20729-21cron23:43:501
11835998670,10cyclictest8072-21ntp_kernel_pll_21:34:182
11826998646,8cyclictest181rcu_preempt19:59:130
1171128611,50sleep111721-21munin-run18:58:531
11826998555,8cyclictest181rcu_preempt20:18:540
11826998547,12cyclictest181rcu_preempt00:27:260
11835998464,14cyclictest25891-21sh21:09:262
11835998464,14cyclictest25891-21sh21:09:262
11835998464,13cyclictest29071-21latency_hist23:03:552
11835998448,9cyclictest181rcu_preempt21:18:492
11835998447,9cyclictest181rcu_preempt20:52:552
11835998447,10cyclictest181rcu_preempt22:40:022
11835998445,8cyclictest181rcu_preempt21:01:402
11831998465,11cyclictest11818-21cyclictest22:54:251
11826998462,8cyclictest181rcu_preempt22:14:240
11826998451,24cyclictest5605-21latency_hist23:18:550
11826998447,13cyclictest181rcu_preempt19:24:190
11826998441,14cyclictest181rcu_preempt23:05:170
11826998439,9cyclictest181rcu_preempt21:39:240
11826998435,9cyclictest0-21swapper/022:29:560
11835998362,12cyclictest0-21swapper/223:24:252
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional