You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-24 - 20:34
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot7.osadl.org (updated Tue Mar 24, 2026 12:44:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
194429913348,78cyclictest0-21swapper/210:44:522
194429913348,78cyclictest0-21swapper/210:44:522
19442991304,91cyclictest24410-21apt-get11:39:512
1844021210,8sleep0300-21rs:main0
18899212012,73sleep118986-21grep07:01:171
19442991147,76cyclictest18220-21apt-get11:29:562
194359910916,51cyclictest15-21ksoftirqd/011:50:460
1795521029,64sleep217974-21apt-get06:59:472
1944299975,61cyclictest19121-21apt-get09:44:552
1944299972,76cyclictest17985-21kworker/u18:1+ext4-rsv-conversion08:59:572
19438999774,13cyclictest0-21swapper/107:10:101
1944299954,60cyclictest26762-21apt-get07:24:542
19435999473,14cyclictest1630-21apt-key10:09:390
1944299935,77cyclictest4028-21ssh09:20:012
19435999352,7cyclictest181rcu_preempt10:20:390
183392939,58sleep018379-21if_eth007:01:000
19442999240,13cyclictest181rcu_preempt12:31:332
19435999151,7cyclictest181rcu_preempt11:36:060
1944299898,62cyclictest2875-21rm11:04:502
1944299898,62cyclictest2875-21rm11:04:502
19442998863,16cyclictest200-21systemd-journal12:14:352
19442998863,16cyclictest200-21systemd-journal12:14:352
1944299884,76cyclictest9053-21apt-get11:15:212
1943899882,40cyclictest31-21ksoftirqd/108:23:511
19442998756,9cyclictest5076-21ssh10:14:482
19442998652,10cyclictest181rcu_preempt07:59:382
19442998652,10cyclictest181rcu_preempt07:59:382
19435998658,8cyclictest181rcu_preempt11:00:040
19442998564,15cyclictest7856-21unixbench_multi12:05:132
19442998531,10cyclictest181rcu_preempt12:02:312
19442998531,10cyclictest181rcu_preempt12:02:312
19438998556,20cyclictest29706-21modprobe07:34:361
19435998565,14cyclictest26827-21diskmemload10:12:570
19442998429,16cyclictest0-21swapper/207:15:022
19435998464,9cyclictest0-21swapper/012:00:010
19435998464,9cyclictest0-21swapper/012:00:010
19435998464,14cyclictest58-21kcompactd009:10:110
19435998464,14cyclictest3761-21latency_hist09:19:390
19435998464,14cyclictest3761-21latency_hist09:19:390
19442998333,13cyclictest181rcu_preempt08:15:032
19438998362,15cyclictest26827-21diskmemload11:50:071
19435998348,7cyclictest181rcu_preempt11:27:280
19435998347,27cyclictest0-21swapper/010:00:040
1943599832,38cyclictest15-21ksoftirqd/009:06:060
1943599832,38cyclictest15-21ksoftirqd/009:06:060
1944999824,37cyclictest0-21swapper/311:14:563
19442998246,13cyclictest181rcu_preempt09:59:392
1943599827,37cyclictest15-21ksoftirqd/010:40:460
19435998263,13cyclictest14633-21sh12:17:140
19442998151,8cyclictest19746-21ssh10:39:382
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional