You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-15 - 14:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot7.osadl.org (updated Tue Sep 15, 2026 00:44:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
102769911569,8cyclictest181rcu_preempt00:01:141
995321116,15sleep00-21swapper/019:07:050
10276991072,79cyclictest4380-21ssh23:29:491
102769910565,12cyclictest181rcu_preempt00:29:321
102769910552,9cyclictest181rcu_preempt21:44:141
102769910142,15cyclictest10264-21cyclictest20:54:351
102729910135,31cyclictest0-21swapper/021:31:040
1765221000,6sleep30-21swapper/322:57:343
938929913,56sleep18776-21/usr/sbin/munin19:05:021
10276999949,12cyclictest181rcu_preempt19:54:481
10276999750,12cyclictest181rcu_preempt19:29:471
10276999632,24cyclictest0-21swapper/120:04:481
291082950,7sleep30-21swapper/322:22:083
291082950,7sleep30-21swapper/322:22:083
10276999563,13cyclictest181rcu_preempt22:53:441
10276999350,8cyclictest181rcu_preempt00:24:141
10284999275,9cyclictest0-21swapper/223:44:502
1027699923,52cyclictest10455-21apt-get20:49:261
10284999170,11cyclictest0-21swapper/219:14:142
10276999172,11cyclictest200-21systemd-journal21:14:121
10276999156,13cyclictest181rcu_preempt21:15:391
10276999131,26cyclictest0-21swapper/123:46:221
10284998969,9cyclictest0-21swapper/221:34:152
10276998963,8cyclictest181rcu_preempt21:35:231
10276998963,8cyclictest181rcu_preempt21:35:231
10276998951,15cyclictest181rcu_preempt23:24:481
10276998951,15cyclictest181rcu_preempt23:24:481
10284998847,25cyclictest10264-21cyclictest00:13:222
10276998849,16cyclictest181rcu_preempt19:52:171
10276998849,16cyclictest181rcu_preempt19:52:171
1027699882,62cyclictest13087-21latency_hist23:44:151
1027699882,62cyclictest13087-21latency_hist23:44:151
10272998811,36cyclictest343-21runrttasks20:59:380
10276998729,25cyclictest0-21swapper/121:49:481
892628616,35sleep20-21swapper/219:04:342
10284998639,13cyclictest0-21swapper/200:19:342
10276998660,11cyclictest181rcu_preempt23:24:121
10276998646,12cyclictest181rcu_preempt19:19:451
10276998632,30cyclictest0-21swapper/121:04:341
10276998632,12cyclictest0-21swapper/119:39:391
10276998632,12cyclictest0-21swapper/119:39:391
10276998625,9cyclictest181rcu_preempt23:54:351
10276998625,9cyclictest181rcu_preempt23:54:351
10272998624,36cyclictest0-21swapper/023:55:160
10272998624,36cyclictest0-21swapper/023:55:160
1029099853,44cyclictest0-21swapper/323:54:273
1029099853,44cyclictest0-21swapper/323:54:273
10276998557,13cyclictest181rcu_preempt20:24:321
10276998557,13cyclictest181rcu_preempt20:24:321
10276998539,14cyclictest359-21snmpd00:09:491
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional