You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-30 - 18:13
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot7.osadl.org (updated Thu Apr 30, 2026 12:44:29)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1138621275,15sleep00-21swapper/006:58:230
118349911342,12cyclictest0-21swapper/109:27:291
11842991043,71cyclictest24184-21apt-get10:02:242
118349910442,11cyclictest0-21swapper/110:07:441
118429910364,8cyclictest181rcu_preempt09:44:072
118349910343,9cyclictest0-21swapper/112:27:401
118349910341,12cyclictest0-21swapper/110:37:381
11834991013,77cyclictest30395-21apt-get10:12:241
118229910116,47cyclictest15-21ksoftirqd/012:18:130
1183499943,60cyclictest24211-21dpkg10:02:241
1183499933,46cyclictest14419-21ssh09:47:091
1182299913,47cyclictest15-21ksoftirqd/007:57:350
1182299913,47cyclictest15-21ksoftirqd/007:57:350
11842998856,9cyclictest181rcu_preempt07:47:342
11834998852,12cyclictest181rcu_preempt08:02:191
1183499880,59cyclictest20498-21taskset09:56:471
11822998653,22cyclictest17912-21kworker/u17:2+rpciod09:07:570
11822998653,22cyclictest17912-21kworker/u17:2+rpciod09:07:570
11822998630,20cyclictest181rcu_preempt09:33:580
11842998549,10cyclictest181rcu_preempt08:47:212
11834998563,15cyclictest22598-21fschecks_time07:32:301
11834998563,15cyclictest22598-21fschecks_time07:32:301
1182299855,50cyclictest15-21ksoftirqd/011:27:330
1182299855,50cyclictest15-21ksoftirqd/011:27:330
11822998454,22cyclictest14411-21grep08:47:410
11842998356,7cyclictest181rcu_preempt10:27:202
11842998351,7cyclictest181rcu_preempt07:54:462
1182299829,35cyclictest15-21ksoftirqd/009:07:110
1182299821,38cyclictest15-21ksoftirqd/010:28:480
11842998135,35cyclictest5105-21kworker/u19:2+nfsiod11:12:112
11834998155,17cyclictest3632-21timerandwakeup08:12:431
11822998163,11cyclictest18048-21diskmemload09:21:200
11822998151,9cyclictest181rcu_preempt08:57:240
50172800,14sleep3451rcuc/310:22:443
126112800,3sleep30-21swapper/307:02:363
11842998050,11cyclictest1769-21latency_hist12:07:102
11822998063,11cyclictest8110-21ssh11:22:340
11842997947,9cyclictest181rcu_preempt10:47:102
1184299793,46cyclictest39-21ksoftirqd/211:17:212
1184299793,46cyclictest39-21ksoftirqd/211:17:212
11822997957,16cyclictest824-21latency_hist10:17:100
11822997956,15cyclictest13234-21fschecks_count10:37:290
11822997951,8cyclictest0-21swapper/012:02:100
11822997925,24cyclictest181rcu_preempt11:17:230
11822997925,24cyclictest181rcu_preempt11:17:230
11842997850,13cyclictest181rcu_preempt12:07:192
11834997861,11cyclictest5265-21kworker/u17:0-xprtiod11:12:071
11834997853,16cyclictest27122-21latency_hist07:47:111
11834997841,9cyclictest181rcu_preempt07:47:241
11822997865,9cyclictest11727-21kworker/u17:0+rpciod10:10:300
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional