You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-14 - 07:01
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackbslot7.osadl.org (updated Sun Jun 14, 2026 00:44:33)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
12891212113,74sleep112918-21/usr/sbin/munin18:54:491
13657210916,55sleep013667-21modprobe18:59:080
13834999562,8cyclictest181rcu_preempt21:35:442
13834999562,8cyclictest181rcu_preempt21:35:442
13834999459,8cyclictest181rcu_preempt21:34:042
13816999460,8cyclictest181rcu_preempt22:55:260
13834999362,21cyclictest2340-21awk00:04:072
13834999157,7cyclictest181rcu_preempt22:07:272
13834999154,8cyclictest181rcu_preempt21:40:012
13825999172,13cyclictest3574-21ssh00:04:441
13825999172,13cyclictest3574-21ssh00:04:441
13816999168,15cyclictest7931-21latency_hist20:19:110
13834999052,8cyclictest181rcu_preempt00:05:412
13834999052,8cyclictest181rcu_preempt00:05:412
13825999056,7cyclictest181rcu_preempt19:44:081
13825999056,7cyclictest181rcu_preempt19:44:081
13834998960,8cyclictest181rcu_preempt21:10:062
13834998951,8cyclictest181rcu_preempt23:28:562
13834998950,10cyclictest181rcu_preempt21:24:352
13825998968,14cyclictest1935-21kernelversion19:59:331
13825998968,14cyclictest1935-21kernelversion19:59:331
13834998856,9cyclictest181rcu_preempt00:19:562
13834998856,8cyclictest181rcu_preempt20:54:382
13834998847,7cyclictest0-21swapper/221:20:052
13840998712,61cyclictest0-21swapper/300:14:293
13840998712,61cyclictest0-21swapper/300:14:293
13834998753,8cyclictest181rcu_preempt20:49:432
13834998753,8cyclictest181rcu_preempt20:49:432
13825998766,14cyclictest8118-21latency_hist23:19:111
13825998745,12cyclictest181rcu_preempt20:58:361
13834998669,11cyclictest298-21in:imuxsock19:39:082
13834998669,11cyclictest298-21in:imuxsock19:39:082
13834998650,8cyclictest181rcu_preempt23:49:382
13834998649,9cyclictest181rcu_preempt19:19:302
13834998642,13cyclictest0-21swapper/223:05:312
13834998642,13cyclictest0-21swapper/223:05:312
13834998641,21cyclictest0-21swapper/222:42:282
13816998664,13cyclictest22398-21ssh22:49:110
1381699863,37cyclictest15-21ksoftirqd/023:17:330
13834998561,17cyclictest13800-21cyclictest20:24:432
13834998561,17cyclictest13800-21cyclictest20:24:432
13834998555,20cyclictest4150-21apt-key22:19:122
13834998555,20cyclictest4150-21apt-key22:19:122
13834998552,8cyclictest181rcu_preempt00:28:382
13834998549,7cyclictest181rcu_preempt23:34:582
13825998556,8cyclictest181rcu_preempt22:20:361
13825998554,7cyclictest181rcu_preempt21:44:331
13816998565,14cyclictest13170-21sh21:40:220
13834998444,11cyclictest25732-21unin-run19:34:092
13825998460,13cyclictest0-21swapper/119:09:301
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional