You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-10-14 - 16:19
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 792 highest latencies:
System rackbslot7.osadl.org (updated Tue Oct 14, 2025 12:43:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1936699944,41cyclictest27727-21/usr/sbin/munin11:14:441
19379998834,14cyclictest181rcu_preempt11:19:162
1936699882,38cyclictest4267-21cat12:29:591
1936699863,33cyclictest30591-21/usr/sbin/munin11:19:311
19366998626,11cyclictest0-21swapper/109:49:281
1936699862,32cyclictest19929-21latency_hist09:59:171
1936699854,33cyclictest1831-21latency_hist07:54:171
1935799853,44cyclictest15-21ksoftirqd/011:54:320
19379998444,16cyclictest181rcu_preempt12:30:122
19379998431,16cyclictest181rcu_preempt07:53:222
1936699844,34cyclictest347-21runrttasks09:03:091
1936699843,35cyclictest347-21runrttasks10:44:181
19379998333,17cyclictest181rcu_preempt11:19:342
1936699833,28cyclictest10893-21grep09:40:151
19366998318,12cyclictest0-21swapper/111:54:331
19357998348,13cyclictest58-21kcompactd007:50:200
1936699822,32cyclictest20137-21processes07:09:431
19379998129,17cyclictest181rcu_preempt09:00:192
19357997963,10cyclictest15380-21ssh09:49:390
19357997854,11cyclictest181rcu_preempt11:14:580
19357997843,8cyclictest181rcu_preempt12:29:470
19379997740,13cyclictest181rcu_preempt11:56:132
19357997648,8cyclictest181rcu_preempt10:44:270
19379997434,13cyclictest181rcu_preempt09:43:072
19379997432,13cyclictest181rcu_preempt09:54:252
19357997456,13cyclictest19348-21cyclictest07:09:280
19357997452,8cyclictest181rcu_preempt11:22:450
19379997335,8cyclictest181rcu_preempt10:44:352
1938599724,56cyclictest0-21swapper/312:29:333
19379997236,8cyclictest181rcu_preempt09:53:092
19357997252,8cyclictest181rcu_preempt09:56:160
19379997138,8cyclictest181rcu_preempt07:09:342
19357997046,8cyclictest181rcu_preempt09:43:130
1938599692,51cyclictest20090-21taskset07:09:413
19357996945,15cyclictest23402-21fschecks_time08:59:310
1938599683,51cyclictest30814-21taskset11:19:383
1938599682,50cyclictest23474-21taskset08:59:323
1938599672,53cyclictest19079-21chrt11:59:163
1938599662,50cyclictest16438-21chrt09:51:353
1938599642,49cyclictest12437-21taskset10:44:463
1938599642,48cyclictest28937-21chrt11:15:163
1938599642,46cyclictest1618-21taskset07:51:373
1938599622,48cyclictest9781-21chrt09:39:193
1938599622,47cyclictest19092-21chrt09:56:583
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional