You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-29 - 15:02

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackbslot8s (updated Mon Dec 29, 2025 12:44:18)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15970282138110,9sleep20-21swapper/207:07:082
15970142131116,10sleep60-21swapper/607:06:576
15971882127113,9sleep50-21swapper/507:09:295
15970152126110,10sleep70-21swapper/707:06:587
15971752124108,10sleep10-21swapper/107:09:161
15971502123108,10sleep30-21swapper/307:08:553
15969372123109,9sleep40-21swapper/407:05:514
15971182121107,9sleep00-21swapper/007:08:260
15974659910397,3cyclictest31-21ksoftirqd/211:42:392
159746599103101,2cyclictest31-21ksoftirqd/211:11:202
159746599103101,2cyclictest31-21ksoftirqd/209:14:172
1597457991030,103cyclictest0-21swapper/012:15:170
15974839910299,3cyclictest556-21snmpd07:22:166
1597483991020,100cyclictest0-21swapper/608:42:366
15974749910299,3cyclictest556-21snmpd12:30:004
159747499102100,2cyclictest556-21snmpd10:14:374
15974659910299,1cyclictest0-21swapper/210:11:032
15974659910298,0cyclictest141rcu_preempt09:18:132
159746599102101,0cyclictest311ksoftirqd/210:50:232
159746599102100,2cyclictest0-21swapper/211:02:392
15974579910298,3cyclictest556-21snmpd10:28:100
1597457991020,100cyclictest0-21swapper/008:48:190
1597487991010,100cyclictest0-21swapper/708:54:467
15974839910199,2cyclictest556-21snmpd12:21:056
15974839910199,2cyclictest556-21snmpd10:39:446
15974839910199,2cyclictest556-21snmpd09:30:226
15974839910198,3cyclictest556-21snmpd11:32:436
15974839910198,3cyclictest556-21snmpd11:15:546
15974839910198,3cyclictest556-21snmpd10:56:046
1597483991010,100cyclictest0-21swapper/609:23:506
1597483991010,100cyclictest0-21swapper/608:45:146
1597483991010,100cyclictest0-21swapper/607:11:276
1597483991010,0cyclictest0-21swapper/607:38:096
15974749910199,2cyclictest556-21snmpd10:38:144
15974749910198,3cyclictest556-21snmpd11:35:484
15974699910199,2cyclictest556-21snmpd10:21:033
15974659910199,2cyclictest1807960-21sh11:39:282
15974659910199,2cyclictest0-21swapper/212:32:072
15974659910199,2cyclictest0-21swapper/210:34:412
15974659910198,1cyclictest1763111-21kworker/2:011:33:202
15974659910196,1cyclictest141rcu_preempt10:01:182
15974659910195,3cyclictest31-21ksoftirqd/210:40:102
159746599101100,1cyclictest31-21ksoftirqd/210:23:342
159746599101100,1cyclictest1767152-21ssh10:58:332
159746599101100,0cyclictest31-21ksoftirqd/209:52:062
1597465991010,0cyclictest1828943-21apt-get12:00:122
1597461991010,99cyclictest0-21swapper/112:03:521
1597461991010,100cyclictest0-21swapper/111:03:201
15974579910199,2cyclictest556-21snmpd10:01:480
15974579910199,2cyclictest556-21snmpd07:46:280
15974579910198,3cyclictest556-21snmpd10:37:160
159745799101100,1cyclictest556-21snmpd12:12:110
1597457991010,101cyclictest0-21swapper/009:25:470
1597457991010,100cyclictest0-21swapper/011:07:530
1597457991010,0cyclictest0-21swapper/012:30:440
1597487991000,99cyclictest0-21swapper/710:21:257
1597487991000,99cyclictest0-21swapper/707:15:127
1597487991000,0cyclictest0-21swapper/709:20:297
15974839910099,1cyclictest556-21snmpd12:11:406
15974839910099,1cyclictest556-21snmpd11:37:226
15974839910099,1cyclictest556-21snmpd08:30:456
15974839910099,1cyclictest556-21snmpd08:29:066
15974839910099,1cyclictest556-21snmpd07:17:516
15974839910098,2cyclictest556-21snmpd09:35:146
15974839910097,3cyclictest556-21snmpd07:46:206
1597483991000,0cyclictest0-21swapper/608:18:416
15974789910099,1cyclictest9431-21ntpd11:11:195
15974789910099,1cyclictest9431-21ntpd11:06:195
15974789910099,1cyclictest556-21snmpd09:30:525
15974789910099,1cyclictest556-21snmpd09:01:215
1597478991000,99cyclictest0-21swapper/511:29:375
1597478991000,99cyclictest0-21swapper/510:59:235
15974749910099,1cyclictest556-21snmpd11:09:024
15974749910099,1cyclictest556-21snmpd07:19:334
15974749910099,1cyclictest1609592-21cat07:30:144
15974749910098,2cyclictest556-21snmpd12:35:094
1597474991000,99cyclictest1658798-21diskmemload10:26:574
1597474991000,99cyclictest0-21swapper/411:32:554
1597474991000,99cyclictest0-21swapper/408:01:014
1597474991000,100cyclictest0-21swapper/412:12:494
1597474991000,100cyclictest0-21swapper/411:57:264
1597474991000,100cyclictest0-21swapper/409:23:474
15974699910099,1cyclictest556-21snmpd11:53:503
15974699910099,1cyclictest556-21snmpd11:17:233
15974699910099,1cyclictest556-21snmpd11:04:363
15974699910099,1cyclictest556-21snmpd09:48:183
15974699910099,1cyclictest556-21snmpd08:46:373
15974699910099,1cyclictest556-21snmpd07:55:313
15974699910099,1cyclictest556-21snmpd07:33:343
15974699910099,1cyclictest556-21snmpd07:12:143
15974659910099,1cyclictest556-21snmpd12:18:262
15974659910099,1cyclictest31-21ksoftirqd/210:18:502
15974659910099,1cyclictest0-21swapper/212:10:152
15974659910099,1cyclictest0-21swapper/211:49:312
15974659910099,0cyclictest1657381-21hddtemp_smartct09:05:132
15974659910099,0cyclictest141rcu_preempt11:22:492
15974659910099,0cyclictest0-21swapper/212:22:332
15974659910098,2cyclictest1797415-21ssh11:28:512
15974659910098,2cyclictest1763111-21kworker/2:011:55:132
15974659910098,2cyclictest0-21swapper/212:05:122
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional