You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-03 - 18:06

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot8s (updated Mon Nov 03, 2025 12:44:16)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15152092140127,8sleep30-21swapper/307:06:543
15149652138123,10sleep60-21swapper/607:05:216
15153862131100,10sleep40-21swapper/407:09:274
15151252126111,10sleep20-21swapper/207:05:412
15133122125110,10sleep10-21swapper/107:05:081
15154112124109,10sleep00-21swapper/007:09:480
15154092119105,9sleep70-21swapper/707:09:467
15151192118103,10sleep50-21swapper/507:05:365
15156689910699,3cyclictest1603824-21cat09:40:185
151564699103100,3cyclictest546-21snmpd12:31:350
15156599910299,3cyclictest546-21snmpd10:35:373
15156559910299,3cyclictest546-21snmpd07:44:412
1515655991020,100cyclictest0-21swapper/209:03:472
15156469910299,3cyclictest546-21snmpd11:38:480
15156469910299,3cyclictest546-21snmpd10:39:070
15156469910299,3cyclictest546-21snmpd07:40:530
1515646991020,99cyclictest0-21swapper/008:59:280
1515646991020,102cyclictest0-21swapper/009:55:270
1515670991010,100cyclictest0-21swapper/611:34:306
1515670991010,100cyclictest0-21swapper/607:48:146
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional