You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-10 - 18:09

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #b, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackbslot8s (updated Mon Nov 10, 2025 12:44:17)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
16405702128113,10sleep00-21swapper/007:08:190
16403772127112,10sleep20-21swapper/207:05:322
16405732123115,5sleep30-21swapper/307:08:223
16405622122108,9sleep10-21swapper/107:08:121
16409229912137,84cyclictest1602041-21kworker/3:008:51:453
16409229912137,84cyclictest1602041-21kworker/3:008:41:503
16409229912137,84cyclictest1602041-21kworker/3:008:30:283
16409229912137,84cyclictest1602041-21kworker/3:008:02:423
16409229912137,84cyclictest1602041-21kworker/3:007:24:203
16409229912137,0cyclictest1792876-21kworker/3:212:13:023
16409229912137,0cyclictest1602041-21kworker/3:009:41:333
16409229912137,0cyclictest1602041-21kworker/3:008:45:213
16409229912137,0cyclictest1602041-21kworker/3:008:09:503
16409229912137,0cyclictest1602041-21kworker/3:007:32:513
16406142121105,10sleep60-21swapper/607:08:566
16409229912036,84cyclictest1602041-21kworker/3:009:13:053
16406212120105,10sleep40-21swapper/407:09:024
16385682119104,10sleep50-21swapper/507:05:025
16405682118103,10sleep70-21swapper/707:08:177
16409339910299,3cyclictest546-21snmpd09:58:526
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional