You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2022-09-27 - 14:17
/usr/bin/Xorg /usr/bin/Xorg

x86 Intel Celeron G3900 @2800 MHz, Linux 5.10.35-rt39 (Profile)

Latency plot of system in rack #c, slot #5
Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Command line: cyclictest -l100000000 -m -Sp99 -i200 -h400 -q
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot5.osadl.org (updated Tue Sep 27, 2022 00:43:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
49652340,0sleep00-21swapper/021:45:170
136232330,0sleep013616-21gltestperf19:20:170
873299280,27cyclictest12075-21meminfo23:25:221
873299230,22cyclictest32084-21meminfo21:30:191
873299230,22cyclictest24990-21meminfo22:35:221
873199230,22cyclictest29568-21meminfo00:10:230
873299210,21cyclictest26245-21meminfo21:15:201
873299200,20cyclictest22368-21meminfo21:05:211
873299200,19cyclictest21701-21meminfo19:40:171
873199200,20cyclictest11387-21meminfo22:00:180
873199190,18cyclictest6909-21meminfo00:35:220
873199190,18cyclictest15959-21meminfo23:35:230
873299170,16cyclictest4288-21meminfo23:05:241
873299170,16cyclictest30825-21meminfo22:50:181
873199170,17cyclictest26948-21meminfo22:40:210
873199170,14cyclictest31512-21memory00:15:250
873299160,16cyclictest21104-21meminfo22:25:191
873299160,15cyclictest6804-21meminfo20:25:181
873299160,15cyclictest20425-21meminfo21:00:181
873299160,15cyclictest12653-21meminfo20:40:191
873199163,5cyclictest2321-21runrttasks19:48:560
873199160,16cyclictest21805-21meminfo23:50:280
873299150,8cyclictest11881-21/usr/sbin/munin22:00:231
873199150,15cyclictest920-21meminfo20:10:170
873199150,15cyclictest8762-21meminfo20:30:260
873199150,15cyclictest23046-21meminfo22:30:190
873299141,9cyclictest9459-21/usr/sbin/munin19:10:181
8732991412,2cyclictest11477-21df19:15:141
873299140,8cyclictest29772-21kworker/u4:023:31:301
873299140,14cyclictest6218-21meminfo23:10:171
873299140,13cyclictest2343-21meminfo23:00:201
873299140,13cyclictest17804-21meminfo19:30:171
873299140,11cyclictest20679-21taskset23:46:591
873199140,14cyclictest4897-21meminfo20:20:340
873199140,13cyclictest19170-21meminfo22:20:190
873299139,3cyclictest0-21swapper/122:40:241
873299135,3cyclictest0-21swapper/120:05:401
873299133,8cyclictest6008-21idleruntime-cro20:25:011
873299130,13cyclictest28208-21meminfo21:20:191
873299130,12cyclictest17212-21meminfo22:15:241
873199134,7cyclictest1121-21df21:35:190
873199134,6cyclictest9926-21/usr/sbin/munin23:20:160
873199131,6cyclictest19196-21/usr/sbin/munin23:45:180
873199130,1cyclictest11578-21df23:25:170
873199130,13cyclictest9434-21meminfo21:55:240
873299127,4cyclictest11820-21latency_hist20:40:001
873299124,2cyclictest26616-21taskset19:54:131
873299121,3cyclictest0-21swapper/123:50:171
873299120,7cyclictest0-21swapper/121:50:261
873299120,12cyclictest23637-21meminfo19:45:191
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional