You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-13 - 00:18
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Fri Jun 12, 2026 12:49:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2025699353155,1cyclictest151rcu_preempt12:37:3317
3273912550,246ptp4l0-21swapper/107:09:561
3273912550,246ptp4l0-21swapper/107:09:561
202099924226,158cyclictest20246-21date07:10:005
202099924226,158cyclictest20246-21date07:10:005
2020099160102,57cyclictest82-21ksoftirqd/1110:12:083
202209915819,109cyclictest0-21swapper/1612:02:218
201809915834,122cyclictest151rcu_preempt10:32:5428
201729915710,136cyclictest151rcu_preempt10:18:2126
20200991530,91cyclictest0-21swapper/1111:16:483
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional