You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-11 - 04:03
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Mon May 11, 2026 00:49:14)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3273912770,269ptp4l0-21swapper/119:05:501
83209920528,133cyclictest0-21swapper/900:05:3531
83209920528,133cyclictest0-21swapper/900:05:3431
84169916133,126cyclictest0-21swapper/2721:35:4220
84169916133,126cyclictest0-21swapper/2721:28:1120
83529915832,89cyclictest0-21swapper/1622:04:408
83529915831,125cyclictest0-21swapper/1622:18:038
83529915730,126cyclictest0-21swapper/1621:50:198
83529915632,97cyclictest0-21swapper/1622:11:538
83529915631,103cyclictest0-21swapper/1623:40:228
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional