You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-22 - 04:18
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Sat Aug 22, 2026 00:49:08)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
131979927678,2cyclictest151rcu_preempt00:26:1719
3273912430,235ptp4l0-21swapper/119:08:211
13093991882,143cyclictest0-21swapper/1100:05:143
13093991754,135cyclictest0-21swapper/1121:12:033
13093991754,135cyclictest0-21swapper/1121:12:023
13093991612,101cyclictest0-21swapper/1119:50:183
130939916056,102cyclictest14267-21tr23:50:163
131139915121,129cyclictest0-21swapper/1419:25:136
13093991512,147cyclictest0-21swapper/1120:20:123
13093991512,147cyclictest0-21swapper/1120:20:123
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional