You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-18 - 01:09
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Wed Sep 17, 2025 12:49:10)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2482913370,326ptp4l0-21swapper/107:05:161
2482913370,326ptp4l0-21swapper/107:05:161
261949917316,156cyclictest0-21swapper/1710:15:169
261949917316,125cyclictest0-21swapper/1711:59:309
261949917316,125cyclictest0-21swapper/1711:59:299
261949917315,142cyclictest0-21swapper/1708:45:169
261949917216,124cyclictest0-21swapper/1709:38:239
260719917092,1cyclictest151rcu_preempt12:36:250
261949916916,120cyclictest0-21swapper/1709:55:189
261949916416,99cyclictest0-21swapper/1710:24:229
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional