You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-09 - 23:45
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Tue Dec 09, 2025 12:49:13)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2403499325127,1cyclictest151rcu_preempt10:25:1617
2403499324126,1cyclictest151rcu_preempt12:05:2217
2482913040,296ptp4l0-21swapper/107:06:361
2482913040,296ptp4l0-21swapper/107:06:361
226062191184,6sleep40-21swapper/407:07:1926
226062191184,6sleep40-21swapper/407:07:1926
239679918426,135cyclictest0-21swapper/1311:45:355
239679918426,135cyclictest0-21swapper/1311:45:355
239679918426,111cyclictest0-21swapper/1309:40:185
239679918425,109cyclictest0-21swapper/1311:01:465
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional