You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-09 - 12:29
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackcslot8.osadl.org (updated Wed Sep 09, 2026 00:49:03)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1241799347149,1cyclictest151rcu_preempt23:58:2121
3273913060,298ptp4l0-21swapper/119:06:481
3273913060,298ptp4l0-21swapper/119:06:471
123339925352,1cyclictest151rcu_preempt00:36:454
79292212202,7sleep180-21swapper/1819:05:1710
79292212202,7sleep180-21swapper/1819:05:1610
122829916622,98cyclictest0-21swapper/222:08:0112
122829916422,116cyclictest0-21swapper/200:08:3112
122829916422,112cyclictest0-21swapper/223:00:2512
122829916422,112cyclictest0-21swapper/223:00:2512
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional