You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-14 - 15:05
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackcslot8.osadl.org (updated Fri Aug 14, 2026 00:48:42)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2626299331145,1cyclictest151rcu_preempt22:48:235
3273913170,309ptp4l0-21swapper/119:07:131
3273913170,309ptp4l0-21swapper/119:07:121
261889919310,180cyclictest0-21swapper/200:00:1512
261889918810,177cyclictest0-21swapper/220:40:2112
222212178170,6sleep170-21swapper/1719:05:169
222212178170,6sleep170-21swapper/1719:05:159
261889915310,109cyclictest0-21swapper/200:27:1512
261889915310,109cyclictest0-21swapper/200:27:1512
261889914614,78cyclictest0-21swapper/219:43:4512
26184991460,88cyclictest0-21swapper/122:35:011
261849914353,58cyclictest0-21swapper/100:26:461
261849914353,58cyclictest0-21swapper/100:26:451
26232991420,84cyclictest0-21swapper/919:50:1531
26269991390,82cyclictest0-21swapper/1400:27:126
26269991390,82cyclictest0-21swapper/1400:27:126
261889913910,27cyclictest0-21swapper/200:22:1012
261849913849,57cyclictest0-21swapper/121:43:581
262629913727,98cyclictest0-21swapper/1322:21:035
261889913729,75cyclictest0-21swapper/219:27:1112
261889913729,75cyclictest0-21swapper/219:27:1112
261849913757,66cyclictest0-21swapper/120:20:041
261849913751,57cyclictest0-21swapper/121:31:561
261849913750,57cyclictest0-21swapper/123:02:001
261849913728,64cyclictest0-21swapper/100:06:071
26248991360,86cyclictest0-21swapper/1121:25:263
261889913643,64cyclictest0-21swapper/223:08:2612
261889913629,69cyclictest0-21swapper/222:39:0712
26184991360,87cyclictest15505-21cpuspeed_turbos23:20:121
262699913523,67cyclictest0-21swapper/1421:05:276
262629913525,66cyclictest0-21swapper/1322:53:075
261849913531,69cyclictest0-21swapper/122:09:221
26327991340,88cyclictest0-21swapper/2221:54:2815
262699913458,67cyclictest0-21swapper/1422:47:476
262699913430,67cyclictest0-21swapper/1421:57:316
262699913429,72cyclictest0-21swapper/1400:32:006
262699913429,72cyclictest0-21swapper/1400:32:006
262699913428,67cyclictest0-21swapper/1400:35:126
262699913428,67cyclictest0-21swapper/1400:35:116
26240991340,83cyclictest0-21swapper/1022:23:072
26240991340,79cyclictest0-21swapper/1021:25:252
261889913446,65cyclictest0-21swapper/223:12:1012
261849913429,69cyclictest0-21swapper/121:20:581
261849913427,67cyclictest0-21swapper/122:49:101
26372991330,80cyclictest0-21swapper/2820:25:2121
262699913329,69cyclictest0-21swapper/1422:05:026
262699913328,69cyclictest0-21swapper/1422:59:016
262699913328,68cyclictest0-21swapper/1421:29:136
262699913328,66cyclictest0-21swapper/1422:17:196
261889913354,61cyclictest0-21swapper/223:15:2212
261889913330,67cyclictest0-21swapper/223:21:1412
261889913329,71cyclictest0-21swapper/222:33:4112
261889913329,71cyclictest0-21swapper/222:03:4612
261889913329,59cyclictest0-21swapper/200:30:1112
261889913329,59cyclictest0-21swapper/200:30:1112
261849913342,64cyclictest0-21swapper/122:56:101
261849913338,69cyclictest0-21swapper/120:34:131
261849913329,70cyclictest0-21swapper/121:53:021
261849913329,68cyclictest0-21swapper/121:46:381
261849913328,71cyclictest0-21swapper/121:58:231
262699913230,72cyclictest0-21swapper/1423:38:046
262699913230,68cyclictest0-21swapper/1423:02:126
262699913229,69cyclictest0-21swapper/1422:20:326
262699913228,68cyclictest0-21swapper/1420:25:046
262699913228,67cyclictest0-21swapper/1423:24:086
262699913227,68cyclictest0-21swapper/1421:12:076
262699913226,63cyclictest0-21swapper/1421:52:126
26188991329,72cyclictest0-21swapper/222:10:4212
261889913231,79cyclictest0-21swapper/220:30:0112
261889913229,66cyclictest0-21swapper/219:36:4812
261889913228,72cyclictest0-21swapper/223:53:5112
261889913228,69cyclictest0-21swapper/200:37:4012
261889913228,69cyclictest0-21swapper/200:37:4012
261849913250,60cyclictest0-21swapper/123:16:581
261849913247,63cyclictest0-21swapper/122:04:161
261849913245,49cyclictest0-21swapper/119:29:181
261849913245,49cyclictest0-21swapper/119:29:171
261849913244,58cyclictest0-21swapper/100:02:241
261849913242,69cyclictest0-21swapper/123:40:441
261849913234,78cyclictest0-21swapper/120:01:561
261849913231,75cyclictest0-21swapper/100:33:241
261849913231,75cyclictest0-21swapper/100:33:231
261849913230,73cyclictest0-21swapper/123:51:101
261849913230,66cyclictest0-21swapper/121:16:261
261849913229,71cyclictest0-21swapper/122:35:191
261849913229,68cyclictest0-21swapper/121:05:441
261849913228,80cyclictest0-21swapper/121:36:171
262699913130,74cyclictest0-21swapper/1423:44:266
262699913127,70cyclictest0-21swapper/1420:19:446
262699913126,64cyclictest0-21swapper/1421:21:446
26269991310,71cyclictest0-21swapper/1422:36:006
262489913113,111cyclictest151rcu_preempt22:06:353
261889913142,64cyclictest0-21swapper/220:05:3912
261889913131,73cyclictest0-21swapper/220:56:2412
261889913129,66cyclictest0-21swapper/220:30:0012
261849913157,65cyclictest0-21swapper/100:22:101
261849913138,64cyclictest0-21swapper/100:12:001
261849913131,79cyclictest0-21swapper/123:57:511
261849913131,69cyclictest0-21swapper/120:53:441
261849913129,70cyclictest0-21swapper/123:12:081
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional