You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-21 - 17:37

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #c, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackcslot8s.osadl.org (updated Tue Apr 21, 2026 12:46:11)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
111391810,35ptp4l0-21swapper/107:09:291
80642710,0sleep00-21swapper/009:15:150
13992680,0sleep10-21swapper/109:50:171
111391610,28ptp4l0-21swapper/007:05:550
317672600,0sleep50-21swapper/511:59:505
111391590,5ptp4l0-21swapper/407:09:144
111391590,5ptp4l0-21swapper/207:05:492
111391580,15ptp4l0-21swapper/607:05:166
1224225646,6sleep70-21swapper/707:08:457
111391480,0ptp4l29109-21tr09:45:121
1217424635,7sleep30-21swapper/307:07:523
1216724535,6sleep50-21swapper/507:07:465
12601993511,23cyclictest17762-21ssh09:29:550
111391330,1ptp4l794-21ssh12:00:150
111391330,0ptp4l0-21swapper/411:05:184
111391330,0ptp4l0-21swapper/012:21:240
111391330,0ptp4l0-21swapper/011:51:390
111391330,0ptp4l0-21swapper/010:45:200
111391330,0ptp4l0-21swapper/010:03:490
111391320,3ptp4l0-21swapper/512:07:455
111391320,0ptp4l0-21swapper/408:35:184
111391320,0ptp4l0-21swapper/012:39:390
111391320,0ptp4l0-21swapper/009:20:470
111391310,0ptp4l0-21swapper/412:13:464
111391310,0ptp4l0-21swapper/410:07:514
111391310,0ptp4l0-21swapper/407:30:184
111391310,0ptp4l0-21swapper/010:52:200
111391300,2ptp4l0-21swapper/109:29:061
111391300,1ptp4l0-21swapper/108:40:211
111391300,0ptp4l0-21swapper/411:33:024
111391300,0ptp4l0-21swapper/411:33:014
111391300,0ptp4l0-21swapper/409:29:534
111391300,0ptp4l0-21swapper/110:31:591
111391300,0ptp4l0-21swapper/011:43:050
111391300,0ptp4l0-21swapper/011:24:230
111391300,0ptp4l0-21swapper/011:17:470
111391300,0ptp4l0-21swapper/010:56:410
111391300,0ptp4l0-21swapper/009:05:130
111391290,1ptp4l9978-21ssh12:13:040
111391290,1ptp4l1061-21snmpd10:56:014
111391290,0ptp4l0-21swapper/512:35:465
111391290,0ptp4l0-21swapper/412:32:314
111391290,0ptp4l0-21swapper/411:52:364
111391290,0ptp4l0-21swapper/411:13:214
111391290,0ptp4l0-21swapper/410:24:014
111391290,0ptp4l0-21swapper/409:17:194
111391290,0ptp4l0-21swapper/112:29:571
111391290,0ptp4l0-21swapper/009:35:580
111391290,0ptp4l0-21swapper/008:55:170
111391290,0ptp4l0-21swapper/008:55:170
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional