You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-05 - 18:49
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Sun Jul 05, 2026 12:45:54)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3071599225,11cyclictest0-21swapper/207:22:162
3071599212,12cyclictest3978-21H222:10:212
30715992117,3cyclictest3987-21H222:10:212
30715992114,3cyclictest0-21swapper/208:23:282
30715992112,5cyclictest0-21swapper/208:55:172
30715992018,1cyclictest0-21swapper/212:22:312
3071599200,17cyclictest3989-21H222:10:212
30710992018,1cyclictest13033-21ntp_kernel_pll_11:20:180
30710992015,4cyclictest13866-21fschecks_time12:20:140
30710992014,5cyclictest0-21swapper/009:20:170
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional