You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-13 - 12:30
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Mon Jul 13, 2026 00:45:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
16039992914,14cyclictest0-21swapper/200:05:002
16039992211,8cyclictest8016-21nfsd419:50:182
1603999203,16cyclictest3985-21H222:10:212
1603999202,17cyclictest0-21swapper/223:30:212
16031992017,2cyclictest3976-21H222:10:210
1603999193,15cyclictest0-21swapper/221:55:422
1603999192,16cyclictest13413-21cat22:55:022
16039991917,1cyclictest8870-21latency20:50:172
16039991917,1cyclictest0-21swapper/223:00:002
16039991916,2cyclictest5184-21nfsd421:40:182
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional