You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-17 - 08:39
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Fri Jul 17, 2026 00:45:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2272499310,0cyclictest0-21swapper/123:05:141
22718993027,2cyclictest14550-21snapd21:45:280
22724992724,2cyclictest31808-21python321:20:001
2272499242,20cyclictest16833-21grep19:55:121
2272999230,22cyclictest0-21swapper/222:24:432
2272999230,22cyclictest0-21swapper/221:33:482
2272999230,18cyclictest16089-21nfsd400:35:182
2272999214,16cyclictest0-21swapper/220:38:382
22718992119,1cyclictest20057-21kworker/0:021:20:010
22729992018,1cyclictest0-21swapper/222:03:352
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional