You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-27 - 03:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Fri Jun 26, 2026 12:45:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
32274993129,0cyclictest0-21swapper/111:01:111
32274993028,2cyclictest0-21swapper/110:07:451
32274992927,2cyclictest0-21swapper/110:11:441
32274992919,10cyclictest0-21swapper/110:44:271
32274992827,0cyclictest0-21swapper/110:18:331
32274992818,0cyclictest0-21swapper/109:14:111
32275992710,16cyclictest3987-21H222:10:212
32274992718,9cyclictest21-21ksoftirqd/109:05:551
32275992610,15cyclictest28-21ksoftirqd/209:12:542
32274992617,0cyclictest0-21swapper/108:50:551
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional