You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-24 - 00:31
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Thu Jul 23, 2026 12:45:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1945399231,7cyclictest13902-21fschecks_time11:45:142
1945399230,20cyclictest0-21swapper/208:12:562
1945299234,18cyclictest0-21swapper/109:59:471
19453992214,4cyclictest0-21swapper/208:45:022
1945399220,3cyclictest21729-21cut10:05:132
1945399214,1cyclictest0-21swapper/209:25:522
1945399214,16cyclictest0-21swapper/212:40:012
1945399210,20cyclictest25848-21cut07:20:152
1945299210,19cyclictest28544-21df07:25:141
19453992017,2cyclictest21033-21missed_timers09:05:172
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional