You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-06 - 20:58
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Mon Jul 06, 2026 12:45:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3060399283,19cyclictest23495-21latency_hist08:50:010
3060599225,11cyclictest0-21swapper/207:45:152
30603992214,4cyclictest0-21swapper/008:44:150
3060599213,11cyclictest9158-21python308:25:012
3060599211,17cyclictest23716-21perf10:45:002
3060399215,12cyclictest0-21swapper/011:05:160
3060499209,10cyclictest455-21plymouthd12:30:141
30603992011,3cyclictest0-21swapper/007:50:150
3060399200,2cyclictest0-21swapper/009:42:220
3060599197,11cyclictest0-21swapper/212:25:162
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional