You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-26 - 18:50
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot0.osadl.org (updated Sun Jul 26, 2026 12:46:07)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
9575993017,7cyclictest9-21ksoftirqd/008:25:010
958699240,19cyclictest0-21swapper/211:45:132
9579992422,2cyclictest0-21swapper/110:40:201
958699230,18cyclictest0-21swapper/210:40:192
957999230,18cyclictest0-21swapper/112:07:351
957999230,18cyclictest0-21swapper/112:07:341
957999220,18cyclictest0-21swapper/108:31:191
9586992014,3cyclictest0-21swapper/210:58:492
957999202,14cyclictest0-21swapper/107:58:251
9579992018,1cyclictest21-21ksoftirqd/109:41:381
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional