You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-12-01 - 21:12
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rackdslot0.osadl.org (updated Mon Dec 01, 2025 12:46:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
211899246,15cyclictest0-21swapper/010:49:040
211899240,13cyclictest0-21swapper/007:18:400
2118992321,1cyclictest31803-21apt-key11:50:000
211999200,17cyclictest4526-21H212:26:331
212399192,16cyclictest4594-21H212:26:332
2123991917,1cyclictest4581-21H212:26:332
2123991916,2cyclictest28-21ksoftirqd/208:52:392
2123991914,2cyclictest4536-21H212:26:332
2123991911,0cyclictest0-21swapper/209:46:592
212399190,2cyclictest4593-21H212:26:332
212399190,16cyclictest4532-21H212:26:332
212399190,16cyclictest4526-21H212:26:332
211999193,2cyclictest4581-21H212:26:331
211999193,15cyclictest4593-21H212:26:331
2119991917,1cyclictest21-21ksoftirqd/110:18:431
2119991916,2cyclictest4532-21H212:26:331
2119991916,2cyclictest4528-21H212:26:331
2119991916,2cyclictest12399-21cpuspeed_turbos11:15:151
2119991916,2cyclictest12399-21cpuspeed_turbos11:15:151
2119991914,3cyclictest8013-21cron07:17:021
211999190,3cyclictest4534-21H212:26:331
211999190,2cyclictest4534-21H212:26:331
211999190,2cyclictest4534-21H212:26:331
211999190,2cyclictest4530-21H212:26:331
211999190,17cyclictest4593-21H212:26:331
211999190,17cyclictest4523-21H212:26:331
211999190,16cyclictest4538-21H212:26:331
211999190,16cyclictest4536-21H212:26:331
211999190,16cyclictest4523-21H212:26:331
2118991917,1cyclictest9-21ksoftirqd/011:29:270
2118991916,2cyclictest19457-21cpuspeed_turbos10:30:160
211899190,18cyclictest0-21swapper/011:42:360
211899190,18cyclictest0-21swapper/010:16:430
211899190,18cyclictest0-21swapper/008:55:530
211899190,16cyclictest4530-21H212:26:330
211899190,16cyclictest4528-21H212:26:330
212399183,1cyclictest0-21swapper/211:46:142
2123991816,1cyclictest28-21ksoftirqd/209:50:292
2123991816,1cyclictest0-21swapper/210:59:072
2123991816,1cyclictest0-21swapper/207:28:412
2123991815,1cyclictest28-21ksoftirqd/212:15:182
2123991814,3cyclictest4581-21H212:26:332
2123991814,3cyclictest4536-21H212:26:332
2123991814,3cyclictest4536-21H212:26:332
2123991814,3cyclictest4528-21H212:26:332
212399181,2cyclictest4539-21H212:26:332
212399181,16cyclictest4581-21H212:26:332
212399181,16cyclictest4526-21H212:26:332
212399180,3cyclictest4534-21H212:26:332
212399180,2cyclictest4536-21H212:26:332
212399180,2cyclictest4536-21H212:26:332
212399180,2cyclictest4534-21H212:26:332
212399180,2cyclictest4532-21H212:26:332
212399180,17cyclictest8527-21munin-plugin-st07:20:022
212399180,17cyclictest4530-21H212:26:332
212399180,16cyclictest4581-21H212:26:332
212399180,16cyclictest4581-21H212:26:332
212399180,16cyclictest4534-21H212:26:332
212399180,16cyclictest2707-21lxd10:17:042
212399180,15cyclictest0-21swapper/209:05:002
211999182,1cyclictest21-21ksoftirqd/110:21:201
2119991816,1cyclictest0-21swapper/112:29:441
2119991814,3cyclictest4538-21H212:26:331
2119991814,3cyclictest4530-21H212:26:331
2119991814,1cyclictest111rcu_preempt09:45:201
2119991813,3cyclictest4536-21H212:26:331
211999181,2cyclictest4593-21H212:26:331
211999180,2cyclictest4593-21H212:26:331
211999180,2cyclictest4581-21H212:26:331
211999180,2cyclictest4534-21H212:26:331
211999180,2cyclictest4534-21H212:26:331
211999180,2cyclictest4530-21H212:26:331
211999180,2cyclictest4526-21H212:26:331
211999180,2cyclictest4526-21H212:26:331
211999180,17cyclictest4538-21H212:26:331
211999180,17cyclictest4536-21H212:26:331
211999180,17cyclictest4532-21H212:26:331
211999180,15cyclictest4538-21H212:26:331
211899182,1cyclictest9-21ksoftirqd/010:57:350
2118991816,1cyclictest9-21ksoftirqd/009:08:480
2118991816,1cyclictest9-21ksoftirqd/009:08:470
2118991816,1cyclictest0-21swapper/010:41:040
2118991815,2cyclictest5173-21grep11:00:180
2118991815,1cyclictest0-21swapper/010:28:210
2118991814,3cyclictest4536-21H212:26:330
2118991814,3cyclictest4534-21H212:26:330
2118991814,3cyclictest4534-21H212:26:330
2118991814,3cyclictest4526-21H212:26:330
2118991814,3cyclictest2049-21systemd-journal07:45:550
2118991814,3cyclictest11594-21apache207:25:020
2118991814,2cyclictest4581-21H212:26:330
2118991812,1cyclictest0-21swapper/008:26:380
211899180,4cyclictest0-21swapper/012:36:350
211899180,4cyclictest0-21swapper/012:36:340
211899180,2cyclictest4536-21H212:26:330
211899180,17cyclictest4536-21H212:26:330
211899180,17cyclictest4530-21H212:26:330
211899180,16cyclictest4581-21H212:26:330
2123991714,2cyclictest4581-21H212:26:332
2123991714,2cyclictest4581-21H212:26:332
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional