You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-30 - 11:20
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rackdslot0.osadl.org (updated Sun Nov 30, 2025 00:45:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2178899260,25cyclictest0-21swapper/123:35:121
21784992514,8cyclictest0-21swapper/019:15:200
2179399247,5cyclictest0-21swapper/222:00:182
2178499241,5cyclictest3839-21perf19:35:010
21793992218,3cyclictest0-21swapper/220:51:342
2178499220,18cyclictest0-21swapper/000:25:230
21793992020,0cyclictest0-21swapper/222:25:152
21793992020,0cyclictest0-21swapper/222:25:152
2178499202,17cyclictest0-21swapper/020:30:570
2178499200,19cyclictest0-21swapper/019:55:010
2179399193,1cyclictest0-21swapper/221:10:012
21793991917,1cyclictest709-21awk20:25:192
21793991917,1cyclictest0-21swapper/222:05:172
21793991917,1cyclictest0-21swapper/221:39:002
21793991917,1cyclictest0-21swapper/221:39:002
21793991916,2cyclictest0-21swapper/222:30:142
21793991914,4cyclictest0-21swapper/222:40:342
2179399191,2cyclictest4534-21H212:26:332
2179399190,4cyclictest30985-21latency_hist23:15:002
2179399190,18cyclictest0-21swapper/223:53:542
2178899193,2cyclictest4523-21H212:26:331
2178899191,16cyclictest4593-21H212:26:331
2178899190,16cyclictest4528-21H212:26:331
21784991916,1cyclictest0-21swapper/022:43:020
2178499190,16cyclictest4528-21H212:26:330
2179399182,15cyclictest1995-21expr23:20:152
2179399182,15cyclictest0-21swapper/219:21:312
21793991817,1cyclictest0-21swapper/220:37:472
21793991816,2cyclictest29343-21ntpq21:15:202
21793991816,1cyclictest0-21swapper/222:15:212
21793991816,1cyclictest0-21swapper/200:02:442
21793991815,2cyclictest970-21dbus-daemon21:25:212
21793991815,2cyclictest7064-21date19:40:012
21793991815,2cyclictest29338-21chrt00:07:352
21793991815,2cyclictest2696-21chrt00:17:532
21793991815,2cyclictest25725-21chrt20:11:492
21793991815,2cyclictest24482-21sed23:00:232
21793991815,2cyclictest11059-21nfsd421:40:192
21793991814,3cyclictest28706-21cron20:20:002
21793991814,3cyclictest20623-21sort20:05:012
21793991814,3cyclictest0-21swapper/221:45:032
21793991814,3cyclictest0-21swapper/219:43:332
21793991814,3cyclictest0-21swapper/200:23:502
21793991813,4cyclictest22098-21if_lxdbr023:55:162
21793991813,4cyclictest0-21swapper/221:02:222
21793991813,3cyclictest0-21swapper/220:34:592
2179399181,2cyclictest1069-21chrt23:19:462
2179399181,16cyclictest11234-21cpuspeed_turbos20:45:152
2179399180,4cyclictest0-21swapper/222:59:592
2179399180,3cyclictest9408-21cat22:35:142
2179399180,2cyclictest15880-21cat19:55:152
2179399180,17cyclictest27817-21cron23:09:002
2179399180,17cyclictest0-21swapper/222:20:172
2179399180,16cyclictest4536-21H212:26:332
21788991816,1cyclictest0-21swapper/123:03:001
21788991815,2cyclictest4538-21H212:26:331
21788991815,2cyclictest4526-21H212:26:331
21788991815,1cyclictest0-21swapper/120:25:191
21788991814,3cyclictest4528-21H212:26:331
2178899180,2cyclictest4530-21H212:26:331
2178899180,2cyclictest4528-21H212:26:331
2178899180,17cyclictest4532-21H212:26:331
2178899180,16cyclictest4538-21H212:26:331
2178899180,16cyclictest4532-21H212:26:331
2178899180,16cyclictest2393-21nfsd419:30:211
21784991817,1cyclictest9-21ksoftirqd/022:49:510
21784991816,1cyclictest0-21swapper/000:34:530
21784991813,2cyclictest4530-21H212:26:330
2178499180,2cyclictest4536-21H212:26:330
2178499180,17cyclictest4523-21H212:26:330
2178499180,16cyclictest29997-21snapd21:44:190
2178499180,15cyclictest4536-21H212:26:330
21793991715,1cyclictest8734-21cat20:40:162
21793991714,2cyclictest4682-21grep23:25:152
21793991714,2cyclictest4417-21cstates21:30:152
21793991714,2cyclictest31436-21fschecks_time19:25:162
21793991714,2cyclictest31436-21fschecks_time19:25:162
21793991714,2cyclictest29246-21grep20:20:162
21793991714,2cyclictest28184-21ntpq22:10:182
21793991714,2cyclictest25760-21cat21:10:172
21793991714,2cyclictest2386-21awk19:30:222
21793991714,2cyclictest18030-21perf21:55:002
21793991714,2cyclictest14156-21cat23:40:212
21793991714,2cyclictest12826-21cat00:35:182
21793991714,2cyclictest10781-21fschecks_time23:35:142
21793991714,2cyclictest10573-21sed19:45:182
2179399171,2cyclictest31314-21expr21:20:162
2179399170,2cyclictest22591-21cstates19:10:152
2179399170,2cyclictest12834-21cstates19:50:162
2179399170,16cyclictest7648-21ls23:30:122
2179399170,16cyclictest6552-21cpuspeed_turbos00:25:152
2179399170,16cyclictest30913-21basename00:10:162
2179399170,16cyclictest25025-21ls19:15:172
2179399170,16cyclictest19072-21cat22:50:232
2179399170,16cyclictest18899-21cstates21:55:152
2179399170,16cyclictest17037-21cat20:55:162
2179399170,16cyclictest14553-21apache_processe22:45:132
21788991715,1cyclictest0-21swapper/122:18:381
21788991714,2cyclictest4534-21H212:26:331
21788991714,2cyclictest4532-21H212:26:331
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional