You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-14 - 12:09
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Fri Nov 14, 2025 00:45:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
300199290,19cyclictest0-21swapper/219:52:102
299999232,4cyclictest0-21swapper/022:20:000
3001992217,1cyclictest0-21swapper/222:44:552
300099220,5cyclictest16842-21cron21:30:001
3001992018,1cyclictest0-21swapper/220:06:372
3001992012,4cyclictest0-21swapper/223:02:242
300199201,18cyclictest22231-21fschecks_time22:35:162
3000992017,2cyclictest1494-21cron20:05:011
3001991917,1cyclictest0-21swapper/221:31:582
3001991916,2cyclictest4532-21H212:26:332
3001991916,2cyclictest24563-21smartctl23:35:212
3001991916,2cyclictest11852-21nfsd420:20:182
3001991912,6cyclictest8540-21fschecks_count22:10:162
300199190,18cyclictest0-21swapper/221:49:282
300199190,16cyclictest4530-21H212:26:332
300199190,16cyclictest4530-21H212:26:332
300099192,2cyclictest7308-21sessionclean22:09:001
3000991917,1cyclictest0-21swapper/119:30:221
300099191,17cyclictest0-21swapper/123:30:161
300099190,3cyclictest0-21swapper/119:25:011
2999991914,4cyclictest0-21swapper/021:44:370
2999991914,3cyclictest0-21swapper/019:43:270
2999991913,5cyclictest0-21swapper/021:30:000
299999190,1cyclictest0-21swapper/019:17:000
299999190,1cyclictest0-21swapper/000:15:150
299999190,18cyclictest0-21swapper/000:31:200
299999190,17cyclictest3978-21fschecks_count21:05:150
300199182,15cyclictest0-21swapper/221:06:112
3001991816,1cyclictest28-21ksoftirqd/200:34:012
3001991816,1cyclictest0-21swapper/223:15:132
3001991816,1cyclictest0-21swapper/222:31:402
3001991816,1cyclictest0-21swapper/220:56:572
3001991815,2cyclictest13781-21chrt21:20:322
300199181,16cyclictest9067-21turbostat23:10:002
300199180,3cyclictest20045-21nfsd420:35:242
300199180,15cyclictest4523-21H212:26:332
300199180,15cyclictest4523-21H212:26:332
300099182,15cyclictest0-21swapper/122:21:301
3000991814,3cyclictest1404-21lxd22:18:571
300099181,16cyclictest4055-21cstates23:00:131
300099180,17cyclictest4530-21H212:26:331
299999182,1cyclictest0-21swapper/020:44:220
299999182,1cyclictest0-21swapper/020:44:220
299999182,15cyclictest32322-21cat21:55:150
299999182,15cyclictest20271-21grep00:25:220
299999182,15cyclictest0-21swapper/000:20:170
2999991816,1cyclictest0-21swapper/023:44:350
2999991816,1cyclictest0-21swapper/022:36:510
2999991815,2cyclictest19189-21vmstat19:35:230
2999991814,3cyclictest12212-21apache_accesses23:15:120
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional