You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-19 - 03:04
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Sat Apr 18, 2026 12:46:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
4297992514,6cyclictest19967-21nfsd409:30:171
430399220,1cyclictest0-21swapper/209:39:422
4297992218,3cyclictest24283-21awk12:30:181
429799214,16cyclictest4838-21acpi09:05:121
429799214,16cyclictest3336-21dpkg10:00:021
429799214,16cyclictest1360-21cut10:55:001
429799213,16cyclictest399-20systemd-journal08:21:221
4297992118,2cyclictest8298-21sed07:15:181
4297992118,2cyclictest7036-21sed07:15:011
4297992118,2cyclictest23311-21grep08:40:131
4297992118,2cyclictest23203-21wc10:35:141
4297992118,2cyclictest11207-21vmstat10:10:211
4297992118,2cyclictest0-21swapper/110:30:211
4297992118,2cyclictest0-21swapper/109:50:151
4297992117,3cyclictest28267-21tr08:50:141
4297992117,3cyclictest12298-21expr12:10:141
4297992117,3cyclictest12298-21expr12:10:141
4297992116,4cyclictest0-21swapper/110:22:171
430399204,15cyclictest0-21swapper/212:23:282
430399202,4cyclictest0-21swapper/210:52:062
429799204,15cyclictest0-21swapper/107:40:161
429799203,16cyclictest24300-21awk09:40:111
429799203,16cyclictest21247-21ps08:35:201
429799203,16cyclictest20685-21chrt07:39:311
429799203,16cyclictest0-21swapper/112:25:151
429799203,16cyclictest0-21swapper/110:25:131
429799203,16cyclictest0-21swapper/110:25:121
429799203,16cyclictest0-21swapper/109:15:191
4297992017,2cyclictest9275-21tr12:05:141
4297992017,2cyclictest7487-21latency_hist11:05:011
4297992017,2cyclictest18594-21cat12:20:171
4297992017,2cyclictest15925-21expr07:30:151
4297992017,2cyclictest14410-21mailstats07:25:221
4297992017,2cyclictest11277-21cat11:10:151
4297992017,2cyclictest0-21swapper/111:40:141
4297992016,3cyclictest9242-21processes09:10:211
4297992016,3cyclictest18064-21sed08:30:191
4297992016,3cyclictest10050-21grep08:15:221
4297992016,3cyclictest10050-21grep08:15:221
4297992016,3cyclictest0-21swapper/111:45:171
4297992016,3cyclictest0-21swapper/109:20:161
4297992015,4cyclictest0-21swapper/111:35:131
4297992015,4cyclictest0-21swapper/109:45:281
429799201,18cyclictest0-21swapper/109:35:151
430399193,15cyclictest28-21ksoftirqd/208:17:002
430399193,15cyclictest28-21ksoftirqd/208:16:592
430399192,16cyclictest8764-21nfsd411:05:172
430399192,16cyclictest8286-21latency_hist12:05:002
4303991917,1cyclictest7342-21cat10:05:152
4303991916,2cyclictest23319-21expr10:35:132
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional