You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-03 - 12:59
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Thu Sep 03, 2026 00:45:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
791799288,19cyclictest8922-21perf20:10:010
7926992725,1cyclictest0-21swapper/223:35:152
791799262,19cyclictest0-21swapper/023:05:000
7917992620,5cyclictest1100-21snmpd22:47:500
792399230,5cyclictest0-21swapper/120:30:011
791799238,7cyclictest29366-21/usr/sbin/munin19:45:240
7917992311,11cyclictest0-21swapper/020:19:140
791799230,5cyclictest0-21swapper/022:59:330
791799230,3cyclictest21614-21grep22:25:170
791799230,2cyclictest30815-21apt-config20:48:310
791799230,21cyclictest0-21swapper/022:10:070
791799230,1cyclictest0-21swapper/021:43:570
791799222,1cyclictest0-21swapper/000:15:140
7917992215,6cyclictest18478-21chrt19:26:480
7917992214,7cyclictest24116-21munin-run23:30:000
791799220,16cyclictest31907-21ntpq23:40:180
791799220,16cyclictest13392-21latency_hist21:15:000
791799220,16cyclictest11345-21open_inodes00:00:190
792699210,20cyclictest0-21swapper/220:29:012
792399210,3cyclictest0-21swapper/120:40:141
7917992114,6cyclictest24434-21sed21:35:010
7917992114,6cyclictest16224-21expr00:10:140
7917992114,6cyclictest0-21swapper/023:55:130
791799211,0cyclictest0-21swapper/021:15:180
791799210,2cyclictest3928-21cat20:00:130
791799210,2cyclictest3928-21cat20:00:120
791799210,2cyclictest24627-21/usr/sbin/munin20:35:220
791799210,20cyclictest0-21swapper/023:20:160
791799210,20cyclictest0-21swapper/021:25:180
791799210,20cyclictest0-21swapper/019:50:180
791799210,1cyclictest115972chrt20:14:460
791799210,1cyclictest0-21swapper/023:50:190
791799210,1cyclictest0-21swapper/021:05:140
791799210,16cyclictest6629-21awk21:00:180
791799210,15cyclictest31617-21latency_hist22:45:010
791799210,15cyclictest1765-21chrt20:54:500
791799210,15cyclictest10771-21swap22:05:200
791799210,15cyclictest0-21swapper/022:30:170
792699203,11cyclictest0-21swapper/223:06:592
792699203,11cyclictest0-21swapper/223:06:592
7917992014,5cyclictest27789-21timerwakeupswit20:40:220
7917992014,5cyclictest0-21swapper/019:15:130
7917992014,5cyclictest0-21swapper/000:24:230
7917992013,6cyclictest28369-21sed23:35:170
791799200,2cyclictest21963-21cpuspeed_turbos19:35:130
791799200,2cyclictest19083-21date21:25:010
791799200,1cyclictest0-21swapper/023:30:200
791799200,1cyclictest0-21swapper/023:15:190
791799200,1cyclictest0-21swapper/020:55:130
791799200,19cyclictest16356-21sed19:25:010
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional