You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-20 - 14:41
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Thu Nov 20, 2025 00:45:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
211899245,11cyclictest0-21swapper/119:45:191
212599220,18cyclictest0-21swapper/222:43:582
211899221,18cyclictest0-21swapper/122:20:011
211899214,16cyclictest0-21swapper/119:33:351
211899212,3cyclictest0-21swapper/123:48:141
211899212,16cyclictest4581-21H212:26:331
2113992113,1cyclictest0-21swapper/000:15:160
2125992011,8cyclictest0-21swapper/200:15:162
211899204,15cyclictest21-21ksoftirqd/121:21:241
211899204,15cyclictest0-21swapper/119:35:121
211899201,18cyclictest16260-21smartctl23:50:221
211899200,5cyclictest0-21swapper/121:39:421
211899200,2cyclictest30149-21latency_hist20:30:011
212599192,16cyclictest31611-21cut22:25:142
2125991916,2cyclictest29536-21sh23:17:002
212599190,16cyclictest4534-21H212:26:332
212599190,16cyclictest4534-21H212:26:332
211899193,15cyclictest0-21swapper/120:45:001
211899192,16cyclictest0-21swapper/121:34:051
211899192,15cyclictest0-21swapper/123:05:041
211899190,5cyclictest0-21swapper/122:40:161
211899190,2cyclictest4593-21H212:26:331
211399193,15cyclictest0-21swapper/021:20:130
2113991914,1cyclictest0-21swapper/022:25:120
2113991913,3cyclictest15714-21tr21:00:140
211399190,18cyclictest0-21swapper/019:27:590
2125991817,1cyclictest28-21ksoftirqd/222:20:202
2125991816,1cyclictest0-21swapper/219:55:102
2125991816,1cyclictest0-21swapper/200:10:002
2125991815,2cyclictest921-21in:imklog21:02:182
2125991814,3cyclictest4593-21H212:26:332
2125991814,3cyclictest4593-21H212:26:332
2125991814,3cyclictest4534-21H212:26:332
2125991814,3cyclictest4532-21H212:26:332
212599181,2cyclictest13442-21timerandwakeup21:50:222
2125991810,4cyclictest0-21swapper/220:07:252
212599180,3cyclictest0-21swapper/221:05:162
212599180,2cyclictest5776-21irqstats22:35:162
212599180,2cyclictest4532-21H212:26:332
212599180,2cyclictest4526-21H212:26:332
212599180,16cyclictest4593-21H212:26:332
212599180,16cyclictest4532-21H212:26:332
212599180,16cyclictest4530-21H212:26:332
212599180,15cyclictest4581-21H212:26:332
211899183,1cyclictest0-21swapper/120:59:131
211899182,15cyclictest10770-21/usr/sbin/munin23:40:151
211899182,15cyclictest0-21swapper/122:26:351
2118991816,1cyclictest21-21ksoftirqd/100:06:181
2118991815,2cyclictest995-21irqbalance22:45:421
2118991814,3cyclictest4532-21H212:26:331
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional