You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-27 - 07:42
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Wed May 27, 2026 00:45:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2144399267,18cyclictest10454-21postgres22:36:102
2143899257,17cyclictest0-21swapper/123:20:001
21438992523,2cyclictest0-21swapper/123:30:141
21443992422,1cyclictest0-21swapper/200:30:012
2144399240,6cyclictest24697-21nvmesmart_nvme020:10:202
21443992320,2cyclictest11788-21cpu19:50:152
21443992320,2cyclictest11212-21sort21:40:172
21443992319,3cyclictest27822-21nfsd400:05:202
2143799230,5cyclictest0-21swapper/000:35:450
21443992219,2cyclictest3983-21H222:10:212
2143799220,6cyclictest0-21swapper/022:49:320
2143799220,18cyclictest0-21swapper/020:55:170
2144399214,16cyclictest32252-21acpi22:20:122
2144399214,16cyclictest15515-21sort23:45:012
2144399213,17cyclictest30805-21cpuspeed_turbos21:20:142
2144399213,17cyclictest21691-21cut20:05:192
2144399212,18cyclictest0-21swapper/221:25:122
2144399212,18cyclictest0-21swapper/220:45:122
21443992118,2cyclictest3983-21H222:10:212
21443992118,2cyclictest24776-21chrt23:02:042
21443992118,2cyclictest21789-21fschecks_time23:55:152
21443992118,2cyclictest1907-21timerwakeupswit00:15:222
21443992117,3cyclictest28787-21runrttasks22:11:172
2144399211,17cyclictest0-21swapper/222:52:552
2143899212,18cyclictest0-21swapper/120:38:471
21437992110,1cyclictest0-21swapper/021:35:180
2144399203,16cyclictest12377-21fschecks_time00:35:152
2144399203,16cyclictest0-21swapper/223:31:162
2144399202,17cyclictest0-21swapper/222:05:152
2144399202,17cyclictest0-21swapper/222:04:492
2144399202,17cyclictest0-21swapper/222:04:492
2144399202,17cyclictest0-21swapper/220:50:142
2144399202,17cyclictest0-21swapper/220:22:352
21443992018,2cyclictest0-21swapper/219:26:012
21443992017,2cyclictest831-21taskset23:18:382
21443992017,2cyclictest5220-21fschecks_time23:25:142
21443992017,2cyclictest281162chrt20:17:202
21443992017,2cyclictest23419-21switchtime19:10:212
21443992017,2cyclictest1832-21latency_hist20:30:022
21443992017,2cyclictest179222chrt21:54:212
21443992017,2cyclictest0-21swapper/221:00:152
21443992017,2cyclictest0-21swapper/220:45:012
21443992017,2cyclictest0-21swapper/219:15:142
21443992017,2cyclictest0-21swapper/200:00:372
21443992015,4cyclictest0-21swapper/219:40:152
2143899204,9cyclictest0-21swapper/122:57:181
21438992016,2cyclictest25188-21grep00:00:191
21438992011,0cyclictest0-21swapper/121:35:001
2143799204,15cyclictest0-21swapper/019:37:180
2144399192,17cyclictest0-21swapper/223:37:292
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional