You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-22 - 18:32
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Mon Jun 22, 2026 12:46:02)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
564199220,1cyclictest11599-21kworker/2:212:34:322
564199220,18cyclictest0-21swapper/207:34:072
5636992213,0cyclictest0-21swapper/112:21:381
5641992119,1cyclictest28-21ksoftirqd/210:52:562
5641992119,1cyclictest0-21swapper/211:49:172
563699202,17cyclictest30579-21smtpd08:50:201
563699200,5cyclictest0-21swapper/111:07:311
563699200,5cyclictest0-21swapper/111:07:301
563699200,0cyclictest0-21swapper/108:35:171
5632992020,0cyclictest0-21swapper/011:45:510
564199193,15cyclictest0-21swapper/209:57:522
564199192,11cyclictest0-21swapper/207:19:082
5641991917,1cyclictest10505-21expr08:15:132
5641991917,1cyclictest0-21swapper/212:25:382
5641991916,2cyclictest12505-21http_loadtime09:15:152
5641991916,2cyclictest0-21swapper/208:40:012
5641991911,4cyclictest0-21swapper/210:58:162
5636991917,1cyclictest0-21swapper/108:00:091
5636991916,2cyclictest3991-21H222:10:211
5636991915,3cyclictest0-21swapper/108:10:151
563699191,16cyclictest19439-21smtp09:28:141
563699190,1cyclictest0-21swapper/110:31:151
563699190,1cyclictest0-21swapper/107:20:291
563699190,18cyclictest0-21swapper/112:27:521
563699190,16cyclictest3983-21H222:10:211
563299192,16cyclictest9303-21fschecks_time07:15:150
5632991914,1cyclictest0-21swapper/011:01:090
563299190,3cyclictest0-21swapper/009:19:460
563299190,18cyclictest0-21swapper/007:49:190
563299190,15cyclictest0-21swapper/010:24:570
564199182,15cyclictest0-21swapper/209:10:022
5641991817,0cyclictest0-21swapper/208:56:012
5641991815,2cyclictest9686-21expr11:05:142
5641991815,2cyclictest9686-21expr11:05:132
5641991815,2cyclictest15015-21nfsd412:10:172
5641991813,4cyclictest0-21swapper/211:32:592
564199181,2cyclictest20147-21nfsd408:30:192
564199180,17cyclictest3983-21H222:10:212
564199180,17cyclictest3076-21iscsid09:25:212
564199180,17cyclictest18225-21timerandwakeup12:15:202
564199180,16cyclictest3987-21H222:10:212
564199180,16cyclictest26920-21python310:40:032
563699189,0cyclictest0-21swapper/112:35:341
5636991815,2cyclictest20880-21expr11:25:131
5636991814,2cyclictest3989-21H222:10:211
563699181,16cyclictest0-21swapper/111:59:181
563699181,16cyclictest0-21swapper/111:59:171
563699180,17cyclictest3074-21iscsid10:40:121
563699180,16cyclictest17938-21cpuspeed_turbos11:20:111
563299182,15cyclictest195712sleep009:29:590
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional