You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-17 - 10:17
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Thu Sep 17, 2026 00:46:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
10980992919,0cyclictest0-21swapper/223:20:142
10971992510,9cyclictest9092-21perf20:05:010
10975992313,0cyclictest0-21swapper/121:33:071
1097599230,5cyclictest0-21swapper/119:31:121
1097199232,4cyclictest0-21swapper/020:10:010
1097199230,5cyclictest0-21swapper/023:40:190
1098099226,13cyclictest0-21swapper/220:49:142
10980992214,4cyclictest0-21swapper/219:52:512
1097599220,18cyclictest0-21swapper/119:50:011
1097199220,5cyclictest0-21swapper/021:24:280
1098099210,3cyclictest0-21swapper/222:15:072
1098099210,16cyclictest1372-21latency_hist00:35:012
1098099204,15cyclictest0-21swapper/219:40:172
1098099202,17cyclictest0-21swapper/219:19:352
1098099202,17cyclictest0-21swapper/219:19:342
1098099200,3cyclictest0-21swapper/200:25:202
1098099200,17cyclictest20058-21perf00:10:002
10975992017,2cyclictest3987-21H222:10:211
1097599201,4cyclictest25813-21if_lxdbr019:35:161
1097599200,19cyclictest399-20systemd-journal21:05:011
10971992016,3cyclictest0-21swapper/020:30:180
1098099194,14cyclictest0-21swapper/219:46:502
1098099194,14cyclictest0-21swapper/219:28:002
1098099193,15cyclictest0-21swapper/222:30:132
10980991917,1cyclictest0-21swapper/221:00:012
10980991916,2cyclictest3983-21H222:10:212
10980991916,2cyclictest18938-21df20:20:142
10980991915,1cyclictest0-21swapper/221:13:242
1098099190,5cyclictest0-21swapper/200:10:172
1098099190,4cyclictest15334-21cut00:00:152
1098099190,2cyclictest3987-21H222:10:212
1098099190,2cyclictest3987-21H222:10:212
1098099190,17cyclictest1348-21lxd00:18:372
1098099190,17cyclictest0-21swapper/223:06:252
1098099190,16cyclictest3987-21H222:10:212
1098099190,16cyclictest3987-21H222:10:212
1098099190,16cyclictest3976-21H222:10:212
1097599194,9cyclictest29373-21munin-run22:35:001
1097599190,2cyclictest3989-21H222:10:211
1097599190,18cyclictest3983-21H222:10:211
1097599190,18cyclictest0-21swapper/123:55:261
1097599190,16cyclictest3985-21H222:10:211
1097599190,16cyclictest3985-21H222:10:211
1097599190,16cyclictest3985-21H222:10:211
1097599190,16cyclictest3979-21H222:10:211
1097599190,16cyclictest3979-21H222:10:211
1097599190,16cyclictest3976-21H222:10:211
1097199194,1cyclictest0-21swapper/022:15:290
1097199193,15cyclictest0-21swapper/020:48:310
10971991917,1cyclictest0-21swapper/019:29:170
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional