You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-28 - 02:50
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Sun Sep 27, 2026 12:45:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3008399273,19cyclictest26356-21latency_hist09:55:010
3008999230,5cyclictest0-21swapper/209:23:102
3008999220,5cyclictest0-21swapper/210:33:182
3008399225,2cyclictest3981-21H222:10:210
3008399223,18cyclictest0-21swapper/007:38:560
3008399220,21cyclictest870-21systemd-logind11:48:520
3008499214,2cyclictest3985-21H222:10:211
3008399210,19cyclictest3983-21H222:10:210
30089992017,2cyclictest4035-21H222:10:212
30089992014,5cyclictest0-21swapper/207:48:262
3008999200,19cyclictest843-21systemd-network08:07:102
3008499203,2cyclictest3976-21H222:10:211
3008499200,16cyclictest4099-21H222:10:211
3008399200,17cyclictest3983-21H222:10:210
3008399200,16cyclictest3991-21H222:10:210
30089991916,2cyclictest8802-21cat10:20:012
30089991916,2cyclictest7245-21idleruntime12:05:162
30089991916,2cyclictest24683-21wc07:55:362
30089991914,3cyclictest0-21swapper/209:36:312
3008999191,2cyclictest0-21swapper/209:35:002
3008999190,18cyclictest0-21swapper/212:23:552
3008999190,16cyclictest4099-21H222:10:212
3008999190,16cyclictest3979-21H222:10:212
30084991917,1cyclictest0-21swapper/110:09:251
30084991916,2cyclictest3991-21H222:10:211
30084991915,3cyclictest0-21swapper/109:30:111
30084991914,3cyclictest0-21swapper/109:04:271
3008499190,1cyclictest0-21swapper/110:30:121
3008499190,16cyclictest3991-21H222:10:211
3008499190,16cyclictest3987-21H222:10:211
3008499190,16cyclictest3987-21H222:10:211
3008499190,16cyclictest3979-21H222:10:211
3008499190,16cyclictest3979-21H222:10:211
30083991918,0cyclictest0-21swapper/012:25:050
30083991915,3cyclictest0-21swapper/009:45:170
3008399190,18cyclictest4035-21H222:10:210
3008399190,16cyclictest4099-21H222:10:210
3008399190,16cyclictest3985-21H222:10:210
3008399190,16cyclictest10878-21ls08:30:010
30089991816,1cyclictest3976-21H222:10:212
30089991815,2cyclictest3991-21H222:10:212
30089991815,2cyclictest3983-21H222:10:212
30089991815,2cyclictest24079-21nfsd410:45:182
30089991815,2cyclictest1611-21kernelversion11:55:172
30089991814,3cyclictest3987-21H222:10:212
30089991814,3cyclictest3983-21H222:10:212
30089991814,3cyclictest1375-21munin-node08:31:142
3008999181,16cyclictest993-21dbus-daemon11:37:102
3008999181,16cyclictest1624-21cpuspeed_turbos11:05:152
3008999180,3cyclictest3976-21H222:10:212
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional