You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-08 - 23:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Tue Sep 08, 2026 12:45:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3213992827,1cyclictest0-21swapper/208:10:132
319399210,20cyclictest0-21swapper/109:30:011
321399200,1cyclictest0-21swapper/211:27:482
321399200,1cyclictest0-21swapper/211:27:472
319399204,9cyclictest15504-21munin-run11:20:011
3193992010,7cyclictest29607-21sendmail_mailqu10:45:201
321399193,15cyclictest0-21swapper/208:40:172
321399192,3cyclictest0-21swapper/209:55:362
3213991910,8cyclictest0-21swapper/210:55:162
319399192,16cyclictest11296-21cut08:20:161
319399192,15cyclictest0-21swapper/109:33:251
3193991917,1cyclictest0-21swapper/108:37:191
318999193,1cyclictest0-21swapper/011:36:190
318999192,2cyclictest31960-21needreboot10:50:180
3189991917,1cyclictest0-21swapper/007:38:540
3189991916,2cyclictest12992-21processes10:15:210
3189991914,2cyclictest3983-21H222:10:210
318999191,17cyclictest0-21swapper/010:49:400
318999190,3cyclictest4515-21cpuspeed_turbos11:00:150
318999190,1cyclictest26528-21nfsd408:45:190
321399182,15cyclictest291862sleep209:49:392
3213991815,2cyclictest7290-21gpgconf11:05:022
3213991815,2cyclictest3981-21H222:10:212
3213991815,2cyclictest3981-21H222:10:212
3213991815,2cyclictest24783-21df09:40:152
3213991815,2cyclictest23948-21cron11:35:012
3213991814,3cyclictest0-21swapper/210:06:092
321399180,3cyclictest2007-21systemd-journal12:03:132
321399180,2cyclictest3979-21H222:10:212
321399180,17cyclictest3981-21H222:10:212
319399182,15cyclictest3985-21H222:10:211
319399182,15cyclictest19083-21seq10:27:271
3193991815,2cyclictest17598-21ntp_offset11:20:181
3193991813,3cyclictest4473-21nfsd410:00:161
319399181,2cyclictest31395-21ntpq11:45:181
319399181,16cyclictest3991-21H222:10:211
319399180,2cyclictest4946-21nfsd407:10:181
319399180,17cyclictest3981-21H222:10:211
319399180,17cyclictest0-21swapper/107:35:161
319399180,16cyclictest0-21swapper/108:00:001
3189991816,1cyclictest9-21ksoftirqd/008:52:310
3189991816,1cyclictest9-21ksoftirqd/008:00:190
3189991816,1cyclictest0-21swapper/007:34:310
3189991815,2cyclictest7917-21cut07:15:200
3189991815,2cyclictest17162-21expr10:25:120
3189991814,3cyclictest27524-21cpuspeed_turbos11:40:150
318999181,16cyclictest1856-21systemd-udevd07:52:530
318999180,1cyclictest0-21swapper/008:35:130
318999180,15cyclictest3979-21H222:10:210
3213991715,1cyclictest28231-21latency11:40:172
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional