You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-05 - 15:46
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Sat Sep 05, 2026 12:45:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31574992816,6cyclictest20181-21latency_hist11:35:010
3157699241,17cyclictest0-21swapper/211:25:002
3157699240,23cyclictest4674-21wc08:15:122
3157699240,20cyclictest15645-21chrt10:26:332
3157699232,1cyclictest0-21swapper/208:46:262
3157699231,2cyclictest12771-21chrt08:29:562
3157699230,3cyclictest23089-21perf11:40:012
3157699230,3cyclictest21297-21sshd08:41:332
3157699230,2cyclictest9652-21perf08:25:012
3157699230,22cyclictest27807-21expr08:55:142
3157699230,1cyclictest0-21swapper/210:45:212
3157699223,17cyclictest8025-21smtpd12:10:002
31576992215,6cyclictest22192-21ntp_offset09:40:192
31576992214,7cyclictest1353-21basename09:05:162
31576992214,7cyclictest0-21swapper/209:01:502
3157699220,2cyclictest3707-21master11:58:502
3157699220,2cyclictest32534-21tune2fs07:10:162
3157699220,2cyclictest28184-21fgrep11:45:212
3157699220,21cyclictest9938-21cut09:20:142
3157699220,21cyclictest5202-21cut07:20:012
3157699220,21cyclictest0-21swapper/211:02:012
3157699220,21cyclictest0-21swapper/211:02:012
3157699220,21cyclictest0-21swapper/210:55:142
3157699220,21cyclictest0-21swapper/208:50:232
3157699220,21cyclictest0-21swapper/208:50:232
3157699220,21cyclictest0-21swapper/208:35:182
3157699220,1cyclictest0-21swapper/209:10:182
3157699220,16cyclictest9871-21ntp_states12:10:212
3157699220,16cyclictest11904-21sed07:30:192
3157599220,18cyclictest0-21swapper/109:11:161
31574992214,4cyclictest0-21swapper/009:33:490
31576992114,6cyclictest30109-21latency_hist08:05:012
31576992114,6cyclictest22081-21cpuspeed_turbos07:50:122
31576992114,6cyclictest14345-21http_loadtime08:30:172
31576992113,7cyclictest3987-21H222:10:212
31576992113,7cyclictest28625-21awk10:50:202
31576992113,7cyclictest19351-21expr10:35:152
31576992113,7cyclictest17874-21date09:35:012
3157699211,1cyclictest23738-21sh11:40:012
3157699210,20cyclictest23598-21ps12:35:202
3157699210,20cyclictest20770-21nfsd412:30:192
3157699210,20cyclictest20469-21grep07:45:192
3157699210,20cyclictest16011-21chrt12:21:352
3157699210,20cyclictest0-21swapper/211:16:092
3157699210,20cyclictest0-21swapper/211:10:192
3157699210,1cyclictest31593-21memory08:05:182
3157699210,1cyclictest0-21swapper/208:10:162
3157699210,1cyclictest0-21swapper/207:20:162
3157699210,15cyclictest0-21swapper/209:55:012
31576992014,5cyclictest45692sleep210:07:032
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional