You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-04 - 13:27
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Fri Sep 04, 2026 00:45:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
31791992413,10cyclictest0-21swapper/123:10:211
3179099242,14cyclictest0-21swapper/021:15:080
3179099231,4cyclictest0-21swapper/019:15:010
31792992220,1cyclictest4311-21mii-tool23:05:152
3179299220,18cyclictest0-21swapper/223:20:002
3179299214,16cyclictest1856-21systemd-udevd21:02:512
3179299210,20cyclictest870-21systemd-logind22:06:512
3179099210,21cyclictest0-21swapper/021:35:160
3179299203,3cyclictest0-21swapper/219:29:512
3179299200,19cyclictest843-21systemd-network20:06:322
31791992014,5cyclictest0-21swapper/121:54:551
3179299193,1cyclictest0-21swapper/219:55:192
3179299193,15cyclictest3991-21H222:10:212
3179299192,16cyclictest3987-21H222:10:212
31792991914,2cyclictest3987-21H222:10:212
3179299190,2cyclictest3987-21H222:10:212
3179299190,16cyclictest3985-21H222:10:212
3179299190,16cyclictest3983-21H222:10:212
3179199192,16cyclictest3976-21H222:10:211
31791991917,1cyclictest21-21ksoftirqd/119:26:131
31791991917,1cyclictest0-21swapper/120:44:471
31791991914,2cyclictest3989-21H222:10:211
3179199190,2cyclictest3985-21H222:10:211
3179199190,16cyclictest3987-21H222:10:211
3179199190,16cyclictest3985-21H222:10:211
31790991917,1cyclictest0-21swapper/020:37:090
31790991914,4cyclictest3991-21H222:10:210
3179099190,2cyclictest4636-21apache_volume00:05:120
3179099190,2cyclictest3985-21H222:10:210
3179099190,2cyclictest3983-21H222:10:210
3179099190,2cyclictest3979-21H222:10:210
3179099190,2cyclictest3979-21H222:10:210
3179099190,17cyclictest15892-21snapd00:00:280
3179099190,16cyclictest3991-21H222:10:210
3179099190,16cyclictest3991-21H222:10:210
3179099190,16cyclictest3987-21H222:10:210
3179099190,16cyclictest3987-21H222:10:210
3179099190,16cyclictest3985-21H222:10:210
3179099190,16cyclictest3981-21H222:10:210
3179299182,15cyclictest28-21ksoftirqd/222:42:052
3179299182,15cyclictest0-21swapper/221:25:402
3179299182,15cyclictest0-21swapper/220:40:162
31792991816,1cyclictest28-21ksoftirqd/223:13:192
31792991815,2cyclictest4099-21H222:10:212
31792991814,3cyclictest3981-21H222:10:212
31792991814,3cyclictest352-21jbd2/nvme0n1p2-21:25:012
31792991814,3cyclictest0-21swapper/200:23:532
3179299181,2cyclictest3203-21JS22:10:212
3179299180,2cyclictest4099-21H222:10:212
3179299180,2cyclictest4035-21H222:10:212
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional