You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-11 - 13:32
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Wed Mar 11, 2026 00:45:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
21207992423,0cyclictest0-21swapper/223:45:152
2120699225,8cyclictest0-21swapper/119:39:421
21206992220,2cyclictest0-21swapper/123:31:501
21206992219,2cyclictest4099-21H222:10:211
2120599220,20cyclictest399-20systemd-journal00:24:010
2120599214,16cyclictest0-21swapper/020:12:590
21205992117,3cyclictest0-21swapper/000:15:010
2120799203,15cyclictest0-21swapper/200:31:212
21207992017,2cyclictest13595-21head23:40:182
21207992016,3cyclictest0-21swapper/219:47:292
2120799201,17cyclictest3976-21H222:10:212
21206992017,2cyclictest3983-21H222:10:211
2120699201,1cyclictest0-21swapper/120:35:171
2120699201,1cyclictest0-21swapper/120:35:161
2120799193,15cyclictest13823-21date00:40:002
2120799192,3cyclictest0-21swapper/220:26:222
21207991916,2cyclictest0-21swapper/223:50:122
21207991914,4cyclictest0-21swapper/219:29:102
2120799190,4cyclictest17435-21fschecks_time22:50:152
2120799190,1cyclictest0-21swapper/222:45:122
21206991917,1cyclictest0-21swapper/120:25:111
21206991917,1cyclictest0-21swapper/119:17:571
21206991916,2cyclictest3987-21H222:10:211
2120699190,2cyclictest3981-21H222:10:211
21205991917,1cyclictest0-21swapper/020:46:540
2120599190,2cyclictest3989-21H222:10:210
2120799182,1cyclictest257102sleep200:00:342
21207991816,1cyclictest28-21ksoftirqd/220:45:432
21207991814,3cyclictest3030-21gmain19:34:242
21207991814,1cyclictest0-21swapper/223:34:112
2120799181,16cyclictest21288-21expr23:55:142
2120799180,3cyclictest3351-21lxd22:24:342
2120799180,3cyclictest0-21swapper/219:57:382
2120799180,17cyclictest6087-21expr00:25:132
2120799180,16cyclictest23393-21cpuspeed_turbos20:10:142
21206991817,1cyclictest21-21ksoftirqd/100:01:011
21206991815,2cyclictest27771-21timerwakeupswit20:15:231
21206991815,2cyclictest21881-21mailstats20:05:221
21206991814,3cyclictest0-21swapper/122:06:081
2120699181,2cyclictest17182-21chrt23:46:321
2120599182,15cyclictest0-21swapper/023:08:080
21205991816,1cyclictest9-21ksoftirqd/019:39:070
21205991816,1cyclictest10105-21switchtime22:35:200
21205991814,3cyclictest7389-21fschecks_count23:30:130
2120599181,16cyclictest27591-21grep19:20:150
2120599180,3cyclictest1348-21lxd23:50:350
2120599180,2cyclictest3979-21H222:10:210
2120599180,17cyclictest3976-21H222:10:210
2120599180,17cyclictest18457-21cut21:55:140
2120599180,16cyclictest29256-21fschecks_count20:20:150
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional