You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-06 - 07:30
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Sat Jun 06, 2026 00:45:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2110993015,1cyclictest0-21swapper/223:20:152
2105992927,2cyclictest0-21swapper/121:20:131
2105992625,0cyclictest0-21swapper/121:32:421
2110992524,0cyclictest0-21swapper/219:15:162
2110992515,10cyclictest0-21swapper/222:40:152
2110992320,2cyclictest12187-21cat22:15:162
211099230,22cyclictest0-21swapper/220:35:132
210099220,4cyclictest0-21swapper/022:35:010
210099220,4cyclictest0-21swapper/022:35:010
2110992117,3cyclictest0-21swapper/200:10:012
2100992117,3cyclictest3985-21H222:10:210
2110992018,1cyclictest0-21swapper/223:48:462
2110992017,2cyclictest1026-21find22:55:002
211099200,16cyclictest0-21swapper/200:05:122
2105992017,2cyclictest3987-21H222:10:211
2100992015,2cyclictest3983-21H222:10:210
211099192,2cyclictest26564-21cat19:50:152
211099192,16cyclictest3085-21postgres21:50:252
211099192,16cyclictest25183-21grep23:35:162
211099192,16cyclictest2491-21expr21:00:172
2110991917,1cyclictest4532-21cat22:00:202
2110991912,7cyclictest0-21swapper/222:07:272
211099191,17cyclictest455-21plymouthd22:10:202
211099191,16cyclictest4035-21H222:10:212
211099190,1cyclictest0-21swapper/200:20:112
211099190,17cyclictest26987-21https23:40:022
211099190,16cyclictest3991-21H222:10:212
211099190,16cyclictest3979-21H222:10:212
210599192,16cyclictest455-21plymouthd23:36:441
2105991917,1cyclictest0-21swapper/123:30:361
210599190,18cyclictest0-21swapper/122:26:371
210599190,16cyclictest3976-21H222:10:211
210099193,15cyclictest0-21swapper/022:00:570
210099192,1cyclictest0-21swapper/020:10:360
210099192,1cyclictest0-21swapper/019:10:190
210099192,16cyclictest3989-21H222:10:210
2100991917,1cyclictest3983-21H222:10:210
2100991916,2cyclictest9-21ksoftirqd/020:56:290
2100991914,1cyclictest0-21swapper/022:20:260
210099190,16cyclictest3989-21H222:10:210
210099190,16cyclictest3989-21H222:10:210
210099190,16cyclictest3976-21H222:10:210
211099182,1cyclictest0-21swapper/223:05:202
211099182,15cyclictest7508-21expr00:00:142
211099182,15cyclictest0-21swapper/220:08:372
2110991817,1cyclictest28-21ksoftirqd/221:08:412
2110991816,1cyclictest28-21ksoftirqd/223:12:072
2110991816,1cyclictest0-21swapper/221:40:162
2110991815,2cyclictest5034-21latency_hist19:15:012
2110991815,2cyclictest25743-21switchtime00:30:212
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional