You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-22 - 21:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Sat Aug 22, 2026 12:46:02)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
17420992516,9cyclictest21-21ksoftirqd/108:46:211
17419992515,0cyclictest0-21swapper/008:45:150
1742199230,5cyclictest0-21swapper/207:14:062
1742099230,5cyclictest0-21swapper/108:41:191
17419992321,1cyclictest0-21swapper/008:30:010
1741999220,22cyclictest0-21swapper/007:45:160
1741999220,1cyclictest0-21swapper/007:24:290
1741999220,18cyclictest0-21swapper/010:10:080
1742199213,16cyclictest870-21systemd-logind12:28:512
1742199210,3cyclictest0-21swapper/207:20:232
17420992118,2cyclictest2872-21systemd-logind08:54:521
1741999215,15cyclictest9-21ksoftirqd/009:54:370
17421992016,3cyclictest0-21swapper/211:58:542
1742099204,15cyclictest0-21swapper/109:45:101
17420992018,1cyclictest3991-21H222:10:211
1742099200,19cyclictest843-21systemd-network08:30:441
1741999204,15cyclictest0-21swapper/011:55:160
1741999203,16cyclictest0-21swapper/007:27:420
17419992016,3cyclictest0-21swapper/012:05:220
17419992011,8cyclictest0-21swapper/008:55:160
1742199193,1cyclictest10797-21missed_timers09:45:182
1742199193,15cyclictest0-21swapper/208:58:102
17421991916,2cyclictest1255-21missed_timers12:20:182
1742199191,2cyclictest3985-21H222:10:212
1742199191,16cyclictest0-21swapper/208:50:142
1742199190,18cyclictest426-21systemd-udevd10:26:522
1742199190,16cyclictest4099-21H222:10:212
1742199190,16cyclictest3987-21H222:10:212
1742199190,16cyclictest1169-21cut09:30:142
17420991919,0cyclictest0-21swapper/111:07:311
1742099190,1cyclictest0-21swapper/111:20:571
1741999193,15cyclictest25914-21if_eno109:15:160
1741999192,16cyclictest0-21swapper/009:43:330
1741999192,16cyclictest0-21swapper/009:43:330
17419991917,1cyclictest0-21swapper/011:49:070
17419991917,1cyclictest0-21swapper/007:18:360
17419991916,2cyclictest2216-21chrt10:25:340
17419991916,2cyclictest1147-21chrt11:22:520
17419991916,1cyclictest0-21swapper/011:26:250
1741999190,2cyclictest3991-21H222:10:210
1741999190,17cyclictest6271-21cpuspeed_turbos10:35:140
17421991817,1cyclictest0-21swapper/208:48:012
17421991816,1cyclictest9913-21cat12:35:142
17421991816,1cyclictest28-21ksoftirqd/209:18:562
17421991816,1cyclictest0-21swapper/212:00:192
17421991815,2cyclictest3989-21H222:10:212
17421991815,2cyclictest3979-21H222:10:212
17421991815,2cyclictest32432-21cstates07:35:152
1742199181,16cyclictest25059-21kernelversion12:05:172
1742199181,16cyclictest11838-21ntpq11:40:182
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional