You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-20 - 19:42
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Thu Aug 20, 2026 12:45:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7806992724,2cyclictest1856-21systemd-udevd09:02:521
7806992724,2cyclictest1856-21systemd-udevd09:02:521
780299240,15cyclictest0-21swapper/010:44:340
780699230,18cyclictest0-21swapper/108:20:111
781199220,18cyclictest0-21swapper/210:09:142
7806992119,1cyclictest21-21ksoftirqd/109:44:321
780699204,15cyclictest0-21swapper/110:11:051
780699202,3cyclictest3030-21gmain07:17:011
780699200,17cyclictest0-21swapper/110:24:431
780299201,18cyclictest4035-21H222:10:210
781199193,15cyclictest0-21swapper/209:10:032
7811991917,1cyclictest28-21ksoftirqd/211:14:152
7811991916,1cyclictest0-21swapper/211:47:172
7811991915,3cyclictest4035-21H222:10:212
7811991914,4cyclictest3976-21H222:10:212
781199190,16cyclictest3991-21H222:10:212
7806991916,2cyclictest3985-21H222:10:211
7806991915,3cyclictest0-21swapper/112:36:501
7806991914,4cyclictest870-21systemd-logind10:04:511
780699190,16cyclictest3989-21H222:10:211
780699190,16cyclictest3976-21H222:10:211
780299193,15cyclictest7064-21fw_packets08:05:170
7802991916,2cyclictest30978-21apt-key09:45:010
780299191,3cyclictest2666-21ls10:50:000
780299190,2cyclictest3985-21H222:10:210
780299190,2cyclictest3979-21H222:10:210
780299190,17cyclictest25949-21grep11:30:140
780299190,16cyclictest3985-21H222:10:210
780299190,16cyclictest3976-21H222:10:210
780299190,16cyclictest3976-21H222:10:210
781199182,1cyclictest28-21ksoftirqd/207:52:162
781199182,15cyclictest3989-21H222:10:212
781199182,15cyclictest1455-21chrt11:41:192
7811991818,0cyclictest0-21swapper/212:35:222
7811991816,1cyclictest0-21swapper/210:57:262
7811991816,1cyclictest0-21swapper/208:23:002
7811991815,2cyclictest11037-21timerandwakeup08:10:222
7811991815,1cyclictest0-21swapper/210:17:382
7811991814,3cyclictest3979-21H222:10:212
7811991814,2cyclictest25957-21nvmesmart_nvme012:25:182
781199181,16cyclictest4066-21http_loadtime08:55:162
781199180,2cyclictest4099-21H222:10:212
781199180,2cyclictest3987-21H222:10:212
781199180,2cyclictest3987-21H222:10:212
781199180,2cyclictest3981-21H222:10:212
781199180,2cyclictest3981-21H222:10:212
781199180,2cyclictest3981-21H222:10:212
781199180,2cyclictest3979-21H222:10:212
781199180,1cyclictest0-21swapper/207:45:122
781199180,17cyclictest3990-21H222:10:212
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional