You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-14 - 08:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Tue Jul 14, 2026 00:45:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1682599264,21cyclictest0-21swapper/119:33:101
16829992514,10cyclictest0-21swapper/220:55:162
16829992424,0cyclictest0-21swapper/222:33:392
1682599241,22cyclictest0-21swapper/100:13:591
1682599240,1cyclictest0-21swapper/122:40:001
16829992322,1cyclictest0-21swapper/222:41:002
16829992313,5cyclictest0-21swapper/222:00:132
1682999230,5cyclictest0-21swapper/223:00:152
1682999230,0cyclictest0-21swapper/222:05:122
16825992314,7cyclictest20992-21pzem_energy20:10:191
1682999220,20cyclictest14500-21snapd23:35:112
16825992217,4cyclictest0-21swapper/120:49:191
16825992216,5cyclictest0-21swapper/122:20:411
16825992214,7cyclictest23622-21if_eno100:05:181
1682599220,3cyclictest9021-21grep22:40:211
1682599220,3cyclictest11065-21munin-run21:50:001
1682599220,2cyclictest8411-21uname00:35:171
1682599220,2cyclictest454-21systemctl00:20:191
1682599220,21cyclictest26535-21if_enp1s019:25:161
1682599220,21cyclictest0-21swapper/121:30:001
1682599220,1cyclictest0-21swapper/120:02:501
1682599220,1cyclictest0-21swapper/119:40:011
1682599216,14cyclictest0-21swapper/121:57:351
16825992115,5cyclictest0-21swapper/119:40:211
16825992114,6cyclictest7914-21timerwakeupswit21:40:231
16825992114,6cyclictest4839-21grep19:45:151
16825992114,6cyclictest4839-21grep19:45:141
16825992114,6cyclictest25268-21expr20:20:141
16825992113,7cyclictest12594-21apache_accesses22:50:111
1682599211,1cyclictest6691-21chrt20:44:181
1682599210,2cyclictest28887-21nfsd420:25:191
1682599210,2cyclictest2635-21cstates23:30:131
1682599210,2cyclictest19246-21needreboot23:00:181
1682599210,2cyclictest17806-21cat23:55:181
1682599210,2cyclictest17191-21sed22:55:231
1682599210,2cyclictest15740-21pzem_voltage23:50:201
1682599210,2cyclictest12167-21sed19:55:201
1682599210,20cyclictest455-21plymouthd22:00:071
1682599210,20cyclictest3657-21fschecks_count21:35:151
1682599210,20cyclictest26516-21awk22:15:191
1682599210,20cyclictest0-21swapper/123:20:161
1682599210,20cyclictest0-21swapper/123:15:391
1682599210,20cyclictest0-21swapper/120:58:481
1682599210,1cyclictest0-21swapper/123:26:251
1682599210,16cyclictest29827-21awk00:15:171
1682599210,15cyclictest136442chrt23:48:321
1682599210,15cyclictest0-21swapper/121:10:171
1682599210,15cyclictest0-21swapper/120:50:151
1682599210,0cyclictest0-21swapper/100:25:131
16829992020,0cyclictest0-21swapper/221:20:572
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional