You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-21 - 08:56
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Thu May 21, 2026 00:45:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3022399340,33cyclictest0-21swapper/022:00:120
30224992928,0cyclictest0-21swapper/123:19:261
30225992514,5cyclictest3989-21H222:10:212
3022599244,2cyclictest4738-21sort22:10:172
3022599243,1cyclictest0-21swapper/220:56:212
3022599240,2cyclictest9397-21gpgv19:30:022
3022399242,18cyclictest0-21swapper/000:15:010
3022599231,1cyclictest237402chrt23:41:082
30225992212,5cyclictest26513-21python321:55:012
3022599220,21cyclictest26028-21munin-run19:59:592
3022599220,16cyclictest6433-21munin-run00:09:592
3022599220,16cyclictest4551-21awk20:15:202
3022399220,18cyclictest0-21swapper/021:15:000
30225992114,6cyclictest30616-21grep19:10:102
30225992114,6cyclictest21599-21fschecks_count21:45:142
30225992114,6cyclictest17025-21ls20:40:202
30225992114,6cyclictest0-21swapper/223:09:002
30225992114,6cyclictest0-21swapper/200:25:122
30225992113,7cyclictest11070-21cut00:15:192
3022599211,15cyclictest0-21swapper/220:52:052
3022599210,3cyclictest1351-21lxd21:06:502
3022599210,2cyclictest10338-21expr19:30:122
3022599210,20cyclictest0-21swapper/221:55:172
3022599210,20cyclictest0-21swapper/221:25:002
3022599210,1cyclictest26747-21missed_timers22:50:162
3022599210,1cyclictest0-21swapper/223:00:212
3022599210,1cyclictest0-21swapper/222:50:012
3022599210,1cyclictest0-21swapper/222:40:212
3022599210,1cyclictest0-21swapper/220:05:162
3022599210,19cyclictest0-21swapper/219:45:152
3022599210,16cyclictest9963-21chrt23:16:572
3022599210,16cyclictest1715-21/usr/sbin/munin20:10:222
3022599210,16cyclictest15666-21cpuspeed_turbos19:40:142
3022599210,15cyclictest279822chrt21:00:102
3022599210,15cyclictest0-21swapper/220:35:002
3022599210,15cyclictest0-21swapper/220:00:172
30224992112,5cyclictest0-21swapper/123:05:131
30225992014,5cyclictest15459-21chrt23:26:572
30225992014,5cyclictest15340-21/usr/sbin/munin21:35:112
30225992014,5cyclictest13195-21latency_hist23:25:012
30225992014,5cyclictest0-21swapper/222:05:132
30225992014,5cyclictest0-21swapper/221:40:142
30225992014,5cyclictest0-21swapper/219:37:212
30225992013,6cyclictest14346-21df20:35:142
30225992013,6cyclictest0-21swapper/223:55:152
30225992013,6cyclictest0-21swapper/221:10:172
30225992012,7cyclictest17517-21grep22:35:122
3022599200,2cyclictest20912-21chrt23:37:082
3022599200,1cyclictest0-21swapper/221:15:172
3022599200,1cyclictest0-21swapper/219:23:512
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional