You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-25 - 16:38
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Tue Nov 25, 2025 12:45:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
24832992624,1cyclictest17073-21kworker/0:209:59:070
2483399230,22cyclictest0-21swapper/107:38:581
24832992313,5cyclictest13182-21latency_hist09:40:020
2483499220,4cyclictest0-21swapper/210:20:372
2483499220,21cyclictest4526-21H212:26:332
24833992212,5cyclictest0-21swapper/110:53:521
2483299210,1cyclictest0-21swapper/007:52:020
2483299200,19cyclictest0-21swapper/008:30:140
2483499194,1cyclictest0-21swapper/208:06:392
2483499193,15cyclictest28-21ksoftirqd/207:43:102
2483499193,15cyclictest28-21ksoftirqd/207:43:092
24834991917,1cyclictest0-21swapper/207:38:582
24834991915,3cyclictest3134-21rtkit-daemon08:36:562
2483499190,2cyclictest4593-21H212:26:332
2483499190,2cyclictest4526-21H212:26:332
2483499190,2cyclictest4526-21H212:26:332
2483499190,16cyclictest4581-21H212:26:332
2483499190,16cyclictest4530-21H212:26:332
2483399192,16cyclictest0-21swapper/111:15:011
2483399192,16cyclictest0-21swapper/111:15:001
24833991917,1cyclictest4532-21H212:26:331
24833991917,1cyclictest21-21ksoftirqd/110:08:431
24833991916,2cyclictest4538-21H212:26:331
2483399191,16cyclictest32260-21nvmesmart_nvme010:10:211
2483399190,16cyclictest4538-21H212:26:331
2483399190,16cyclictest4536-21H212:26:331
2483299192,16cyclictest25020-21cat11:55:000
24832991914,2cyclictest4530-21H212:26:330
2483299190,2cyclictest4581-21H212:26:330
2483299190,18cyclictest4523-21H212:26:330
2483299190,18cyclictest0-21swapper/009:06:310
2483299190,16cyclictest4593-21H212:26:330
2483499182,15cyclictest28-21ksoftirqd/209:15:102
2483499182,15cyclictest18043-21chrt12:38:582
24834991816,1cyclictest0-21swapper/211:37:552
24834991815,2cyclictest4528-21H212:26:332
24834991815,2cyclictest1636-21expr08:20:202
24834991815,2cyclictest13429-21taskset11:30:412
24834991814,3cyclictest4532-21H212:26:332
2483499181,16cyclictest4593-21H212:26:332
2483499180,2cyclictest4538-21H212:26:332
2483499180,2cyclictest4526-21H212:26:332
2483499180,17cyclictest4593-21H212:26:332
2483499180,17cyclictest17763-21perf10:45:002
2483499180,17cyclictest0-21swapper/209:10:222
2483499180,16cyclictest4528-21H212:26:332
2483499180,16cyclictest4523-21H212:26:332
2483499180,15cyclictest4536-21H212:26:332
2483499180,15cyclictest4526-21H212:26:332
2483499180,15cyclictest4523-21H212:26:332
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional