You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-02 - 01:48
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Mon Jun 01, 2026 12:45:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
19007992928,0cyclictest0-21swapper/111:31:221
1900799235,16cyclictest2857-21in:imuxsock08:25:001
1900799230,5cyclictest0-21swapper/107:48:101
19007992219,2cyclictest2069-21systemd-udevd10:36:521
1900299212,17cyclictest0-21swapper/010:40:010
19011992012,7cyclictest26069-21cut11:10:132
1901199200,19cyclictest843-21systemd-network08:00:392
19007992016,3cyclictest0-21swapper/111:52:531
19002992018,1cyclictest9-21ksoftirqd/007:32:230
1901199193,2cyclictest3979-21H222:10:212
19011991914,2cyclictest3987-21H222:10:212
1901199190,4cyclictest843-21systemd-network09:25:392
1901199190,16cyclictest3985-21H222:10:212
1900799191,3cyclictest863-21avahi-daemon09:05:211
1900799190,2cyclictest3991-21H222:10:211
1900799190,18cyclictest4035-21H222:10:211
1900799190,18cyclictest0-21swapper/110:32:041
1900799190,16cyclictest4035-21H222:10:211
1900799190,16cyclictest3985-21H222:10:211
1900799190,16cyclictest3985-21H222:10:211
1900299193,15cyclictest3989-21H222:10:210
19002991916,2cyclictest3269-21cpuspeed_turbos10:30:130
1900299190,17cyclictest3991-21H222:10:210
1900299190,16cyclictest4035-21H222:10:210
1900299190,16cyclictest3985-21H222:10:210
1900299190,16cyclictest3981-21H222:10:210
1900299190,16cyclictest3981-21H222:10:210
1900299190,16cyclictest3976-21H222:10:210
1901199183,1cyclictest0-21swapper/209:56:172
1901199182,15cyclictest28-21ksoftirqd/212:00:092
1901199182,15cyclictest0-21swapper/209:07:032
19011991816,1cyclictest28-21ksoftirqd/210:57:262
19011991816,1cyclictest28-21ksoftirqd/210:57:262
19011991816,1cyclictest28-21ksoftirqd/210:41:402
19011991816,1cyclictest0-21swapper/212:05:152
19011991815,2cyclictest3976-21H222:10:212
19011991815,2cyclictest1516-21lxd10:14:432
19011991814,3cyclictest3989-21H222:10:212
19011991814,3cyclictest3981-21H222:10:212
1901199181,2cyclictest12412-21perf09:50:012
1901199181,16cyclictest22970-21tr09:10:132
1901199181,16cyclictest2123-21latency12:20:182
1901199180,3cyclictest3985-21H222:10:212
1901199180,2cyclictest4099-21H222:10:212
1901199180,17cyclictest4099-21H222:10:212
1901199180,17cyclictest399-20systemd-journal10:50:002
1901199180,17cyclictest3981-21H222:10:212
1901199180,17cyclictest3976-21H222:10:212
1901199180,16cyclictest3976-21H222:10:212
1901199180,16cyclictest0-21swapper/210:04:432
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional