You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-20 - 20:46
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Wed May 20, 2026 12:45:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1722899240,6cyclictest31886-21nvmesmart_nvme008:30:212
1722799225,9cyclictest0-21swapper/112:00:231
1722899210,20cyclictest870-21systemd-logind08:14:412
17228992020,0cyclictest0-21swapper/209:56:192
17228992013,4cyclictest8178-21fschecks_count07:50:162
1722799207,11cyclictest0-21swapper/109:45:201
1722799203,16cyclictest0-21swapper/111:26:461
1722899193,15cyclictest27264-21acpi11:15:102
17228991917,1cyclictest28-21ksoftirqd/211:45:142
17228991915,3cyclictest271rcuc/209:08:392
1722899190,3cyclictest26778-21cpuspeed_turbos09:20:112
1722899190,18cyclictest271rcuc/210:52:362
1722799193,1cyclictest21-21ksoftirqd/112:16:361
1722799193,15cyclictest21-21ksoftirqd/109:39:421
17227991917,1cyclictest21-21ksoftirqd/110:24:571
17227991917,1cyclictest0-21swapper/110:44:261
17227991916,2cyclictest14882-21open_files10:50:191
1722799190,2cyclictest3987-21H222:10:211
1722799190,18cyclictest870-21systemd-logind07:46:521
1722699194,1cyclictest0-21swapper/011:11:240
17226991917,1cyclictest9-21ksoftirqd/012:00:020
17226991917,1cyclictest0-21swapper/007:35:230
17226991916,2cyclictest4176-21smtp07:41:510
17226991914,2cyclictest3985-21H222:10:210
1722699190,18cyclictest3979-21H222:10:210
1722699190,16cyclictest3985-21H222:10:210
1722699190,16cyclictest3979-21H222:10:210
1722899182,1cyclictest28-21ksoftirqd/207:16:372
1722899182,1cyclictest251772chrt07:23:192
1722899182,15cyclictest28-21ksoftirqd/212:22:582
1722899182,15cyclictest28-21ksoftirqd/210:21:342
1722899182,15cyclictest28-21ksoftirqd/209:00:222
17228991816,1cyclictest271rcuc/208:55:212
17228991815,2cyclictest0-21swapper/209:26:262
17228991814,3cyclictest2883-21tail10:30:172
1722899180,2cyclictest0-21swapper/209:36:022
1722899180,1cyclictest3991-21H222:10:212
1722899180,17cyclictest3989-21H222:10:212
1722899180,17cyclictest3983-21H222:10:212
1722899180,17cyclictest3981-21H222:10:212
1722899180,17cyclictest3979-21H222:10:212
1722899180,17cyclictest23848-21fschecks_count12:05:132
1722899180,17cyclictest0-21swapper/207:55:142
1722899180,15cyclictest271rcuc/209:45:402
1722799183,15cyclictest21-21ksoftirqd/110:47:411
1722799182,15cyclictest21-21ksoftirqd/112:10:521
17227991815,2cyclictest3981-21H222:10:211
17227991814,3cyclictest3989-21H222:10:211
17227991814,3cyclictest3985-21H222:10:211
17227991814,3cyclictest3981-21H222:10:211
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional