You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-29 - 01:41
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Fri Aug 28, 2026 12:45:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2676099240,19cyclictest0-21swapper/210:40:172
2676099232,14cyclictest4197-21munin-run08:25:002
2676099232,14cyclictest4197-21munin-run08:25:002
2675899230,5cyclictest0-21swapper/012:06:430
26760992117,3cyclictest0-21swapper/207:54:232
26760992116,3cyclictest15018-21grep10:35:132
26760992017,2cyclictest859-21if_enp1s012:05:152
26760992011,5cyclictest0-21swapper/211:25:122
2676099200,3cyclictest22950-21smartctl11:45:152
2676099200,19cyclictest0-21swapper/207:41:262
26759992017,2cyclictest3981-21H222:10:211
2676099193,1cyclictest0-21swapper/210:02:062
2676099192,16cyclictest2077-21cat07:20:222
26760991917,1cyclictest5439-21expr11:15:142
26760991917,1cyclictest24819-21expr09:00:142
26760991917,1cyclictest22107-21sed10:45:202
26760991917,1cyclictest0-21swapper/211:30:202
26760991917,1cyclictest0-21swapper/208:15:222
26760991916,2cyclictest8570-21date12:20:002
26760991915,3cyclictest0-21swapper/212:39:032
26760991915,3cyclictest0-21swapper/207:57:122
2676099191,17cyclictest0-21swapper/208:45:012
2676099190,2cyclictest4035-21H222:10:212
2676099190,18cyclictest0-21swapper/209:33:062
2676099190,16cyclictest0-21swapper/211:15:002
2675999192,2cyclictest19414-21chrt12:35:311
2675999192,16cyclictest0-21swapper/112:15:171
2675999190,2cyclictest4099-21H222:10:211
2675999190,2cyclictest3979-21H222:10:211
2675999190,16cyclictest3981-21H222:10:211
2675999190,16cyclictest3979-21H222:10:211
2675999190,16cyclictest3979-21H222:10:211
26758991917,1cyclictest9-21ksoftirqd/010:07:450
2675899190,2cyclictest3987-21H222:10:210
2675899190,2cyclictest3987-21H222:10:210
2675899190,2cyclictest3983-21H222:10:210
2675899190,16cyclictest3989-21H222:10:210
2675899190,16cyclictest3989-21H222:10:210
2675899190,16cyclictest3985-21H222:10:210
2676099182,1cyclictest195252sleep211:40:132
2676099182,15cyclictest7588-21nfsd409:25:172
2676099182,15cyclictest20844-21cpuspeed_turbos09:50:132
26760991816,1cyclictest28-21ksoftirqd/207:47:462
26760991816,1cyclictest24553-21awk10:50:202
26760991816,1cyclictest0-21swapper/210:20:132
26760991815,2cyclictest9621-21ls10:25:142
26760991815,2cyclictest4171-21if_eno112:10:152
26760991815,2cyclictest30779-21latency07:15:172
26760991815,2cyclictest13515-21expr09:35:152
26760991814,3cyclictest0-21swapper/211:23:522
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional