You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-20 - 18:54
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot0.osadl.org (updated Mon Apr 20, 2026 12:45:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3184799250,24cyclictest21-21ksoftirqd/112:31:281
31842992321,1cyclictest9-21ksoftirqd/008:35:010
3184299230,18cyclictest0-21swapper/009:35:050
31847992117,3cyclictest0-21swapper/109:43:391
31847992111,10cyclictest0-21swapper/109:15:201
3185199200,19cyclictest24280-21cpuspeed_turbos08:50:132
3184799204,15cyclictest0-21swapper/108:50:061
31847992018,1cyclictest3979-21H222:10:211
3184799200,17cyclictest0-21swapper/108:05:021
3185199193,15cyclictest3991-21H222:10:212
3185199192,16cyclictest4161-21expr11:05:142
3185199191,16cyclictest2069-21systemd-udevd08:10:532
3185199190,16cyclictest4099-21H222:10:212
31847991917,1cyclictest0-21swapper/107:16:181
31847991913,4cyclictest0-21swapper/110:48:181
3184799190,16cyclictest4099-21H222:10:211
3184299192,16cyclictest30452-21cut08:05:010
31842991913,4cyclictest22821-21cpuspeed_turbos07:50:130
3184299190,18cyclictest0-21swapper/007:20:120
3184299190,17cyclictest1351-21lxd12:36:430
31851991816,1cyclictest0-21swapper/211:00:052
31851991816,1cyclictest0-21swapper/209:35:472
3185199181,2cyclictest15607-21cat12:20:202
3185199180,1cyclictest0-21swapper/207:30:142
3184799182,1cyclictest0-21swapper/107:52:061
3184799182,15cyclictest11236-21cut10:20:141
31847991815,2cyclictest3989-21H222:10:211
31847991815,2cyclictest26261-21cpuspeed_turbos11:45:141
31847991814,3cyclictest0-21swapper/111:17:501
3184799180,2cyclictest3979-21H222:10:211
3184799180,17cyclictest3976-21H222:10:211
3184799180,17cyclictest15600-21grep11:25:141
3184299182,1cyclictest256272sleep009:49:510
31842991816,1cyclictest9760-21latency07:25:170
31842991814,3cyclictest16830-21snapd08:10:180
31842991813,4cyclictest426-21systemd-udevd11:44:510
31842991811,6cyclictest18823-21latency_hist10:35:010
31842991811,6cyclictest18823-21latency_hist10:35:000
3184299181,16cyclictest11667-21cut09:25:010
3184299180,3cyclictest23662-21processes10:40:200
3184299180,2cyclictest4099-21H222:10:210
3184299180,17cyclictest5945-21munin-run09:15:000
3184299180,16cyclictest399-20systemd-journal11:05:010
31851991716,1cyclictest28-21ksoftirqd/209:50:392
31851991715,1cyclictest0-21swapper/208:47:342
31851991715,1cyclictest0-21swapper/208:25:192
31851991715,1cyclictest0-21swapper/207:15:162
31851991714,2cyclictest8231-21timerwakeupswit09:15:222
31851991714,2cyclictest467-21cat11:00:002
31851991714,2cyclictest3996-21awk10:05:192
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional