You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-12 - 06:46
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot1.osadl.org (updated Fri Dec 12, 2025 00:45:32)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2847191690,4ptp4l0-21swapper/119:20:251
174052690,4sleep00-21swapper/021:00:310
2847191660,3ptp4l10451-21meminfo21:55:261
2923799637,39cyclictest2847191ptp4l00:15:563
2847191630,4ptp4l29186-21iostat_ios23:45:201
2847191620,4ptp4l0-21swapper/219:05:082
2847191600,3ptp4l32664-21iostat_ios21:35:171
29234995825,7cyclictest9-21ksoftirqd/020:19:510
2847191580,5ptp4l0-21swapper/122:30:331
2847191560,3ptp4l0-21swapper/221:16:232
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional