You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-29 - 05:37
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 100 highest latencies:
System rackdslot1.osadl.org (updated Sun Mar 29, 2026 00:45:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1605321480,7sleep2701199cyclictest22:55:222
3079121330,4sleep2701199cyclictest00:35:272
701199772,33cyclictest0-21swapper/200:25:272
104202770,6sleep0700999cyclictest19:15:230
701199752,31cyclictest0-21swapper/223:15:282
701199712,32cyclictest0-21swapper/219:35:142
134491650,31ptp4l25-21ksoftirqd/100:12:311
134491640,5ptp4l0-21swapper/023:35:200
134491640,5ptp4l0-21swapper/023:35:200
7011996331,4cyclictest33-21ksoftirqd/223:15:002
7011996232,5cyclictest33-21ksoftirqd/219:15:242
7011996230,6cyclictest33-21ksoftirqd/200:05:142
7011996124,6cyclictest33-21ksoftirqd/221:21:502
7011996124,5cyclictest33-21ksoftirqd/219:50:272
170842600,4sleep00-21swapper/000:05:280
134491600,5ptp4l0-21swapper/020:30:210
7011995933,4cyclictest33-21ksoftirqd/221:25:002
7011995922,5cyclictest33-21ksoftirqd/200:15:012
134491590,5ptp4l0-21swapper/322:45:113
134491590,3ptp4l0-21swapper/121:34:281
134491590,3ptp4l0-21swapper/121:25:281
92532580,5sleep3391rcuc/323:50:193
7011995830,4cyclictest33-21ksoftirqd/220:50:012
701199580,13cyclictest33-21ksoftirqd/220:30:232
134491580,3ptp4l0-21swapper/123:40:291
7011995727,5cyclictest33-21ksoftirqd/223:35:212
7011995727,5cyclictest33-21ksoftirqd/223:35:212
701199572,32cyclictest0-21swapper/223:56:272
701199570,12cyclictest33-21ksoftirqd/200:30:162
701199562,34cyclictest0-21swapper/220:01:202
7011995520,3cyclictest33-21ksoftirqd/200:15:252
134491550,4ptp4l0-21swapper/120:05:461
134491550,3ptp4l1289-21chrt23:35:031
134491550,3ptp4l1289-21chrt23:35:031
134491550,3ptp4l0-21swapper/120:50:121
134491550,3ptp4l0-21swapper/119:10:111
134491550,3ptp4l0-21swapper/023:53:090
701199547,5cyclictest388-21gmain20:10:002
701199545,8cyclictest33-21ksoftirqd/222:10:212
701199545,5cyclictest33-21ksoftirqd/222:25:012
701199544,5cyclictest10370-21perf23:55:002
701199542,6cyclictest33-21ksoftirqd/221:39:592
701199542,33cyclictest0-21swapper/223:24:302
701199540,6cyclictest321ktimersoftd/222:20:012
134491540,13ptp4l27576-21ntp_states22:10:231
701199533,8cyclictest33-21ksoftirqd/223:45:152
701199532,8cyclictest0-21swapper/221:55:242
701199532,32cyclictest0-21swapper/200:23:442
701199532,31cyclictest0-21swapper/223:34:242
701199531,5cyclictest33-21ksoftirqd/221:45:142
134491530,4ptp4l0-21swapper/123:20:001
134491530,4ptp4l0-21swapper/120:40:331
134491530,3ptp4l0-21swapper/023:48:060
701199525,8cyclictest33-21ksoftirqd/219:45:272
701199523,7cyclictest0-21swapper/223:26:592
701199522,6cyclictest33-21ksoftirqd/221:34:592
701199522,6cyclictest33-21ksoftirqd/220:35:242
701199522,31cyclictest0-21swapper/220:18:322
134491520,5ptp4l0-21swapper/022:50:230
134491520,4ptp4l0-21swapper/020:57:540
134491520,3ptp4l19495-21/usr/sbin/munin21:55:110
701199514,8cyclictest4101-21fschecks_time23:40:152
701199514,8cyclictest33-21ksoftirqd/220:50:262
701199514,6cyclictest33-21ksoftirqd/222:40:152
701199513,6cyclictest33-21ksoftirqd/219:10:262
701199512,7cyclictest0-21swapper/221:00:232
701199512,6cyclictest0-21swapper/221:50:222
701199512,6cyclictest0-21swapper/220:20:212
701199512,30cyclictest0-21swapper/220:27:292
701199511,7cyclictest33-21ksoftirqd/222:00:222
134491510,4ptp4l0-21swapper/120:55:161
134491510,4ptp4l0-21swapper/120:27:421
134491510,4ptp4l0-21swapper/100:21:491
134491510,4ptp4l0-21swapper/100:19:121
134491510,4ptp4l0-21swapper/023:40:220
134491510,4ptp4l0-21swapper/021:32:110
134491510,3ptp4l0-21swapper/121:06:321
701199505,8cyclictest33-21ksoftirqd/221:40:142
701199502,7cyclictest0-21swapper/223:05:212
701199502,7cyclictest0-21swapper/221:15:152
701199500,6cyclictest13297-21tr00:00:152
134491500,4ptp4l0-21swapper/321:57:463
134491500,4ptp4l0-21swapper/122:55:321
134491500,4ptp4l0-21swapper/119:30:191
134491500,4ptp4l0-21swapper/119:05:171
134491500,4ptp4l0-21swapper/119:05:161
134491500,4ptp4l0-21swapper/021:53:170
134491500,4ptp4l0-21swapper/021:25:410
134491500,4ptp4l0-21swapper/020:12:170
134491500,4ptp4l0-21swapper/019:27:310
134491500,4ptp4l0-21swapper/000:16:210
134491500,3ptp4l0-21swapper/122:32:501
701199495,5cyclictest33-21ksoftirqd/222:50:162
701199495,5cyclictest33-21ksoftirqd/220:40:202
701199495,3cyclictest121rcu_preempt19:55:052
701199494,8cyclictest33-21ksoftirqd/220:10:292
701199494,4cyclictest33-21ksoftirqd/219:25:282
701199494,10cyclictest33-21ksoftirqd/222:45:142
701199493,7cyclictest0-21swapper/219:20:132
701199493,5cyclictest33-21ksoftirqd/220:55:252
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional