You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-04 - 07:27
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot1.osadl.org (updated Mon May 04, 2026 00:45:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
123162820,6sleep01870699cyclictest22:20:260
1870899742,30cyclictest0-21swapper/221:55:262
18708996833,6cyclictest33-21ksoftirqd/221:50:012
138202680,6sleep1241ktimersoftd/121:15:251
134491670,18ptp4l6287-21seq00:26:591
18708996430,4cyclictest33-21ksoftirqd/200:15:152
194282620,4sleep00-21swapper/020:20:140
134491610,4ptp4l0-21swapper/319:35:313
18708995929,3cyclictest33-21ksoftirqd/222:20:112
134491590,4ptp4l0-21swapper/022:45:140
134491580,4ptp4l0-21swapper/321:32:123
134491570,3ptp4l0-21swapper/019:55:240
134491570,3ptp4l0-21swapper/000:20:120
134491560,6ptp4l0-21swapper/119:05:571
134491560,5ptp4l0-21swapper/019:05:480
134491560,3ptp4l24881-21memory20:30:210
134491560,3ptp4l0-21swapper/221:07:202
1870899555,8cyclictest33-21ksoftirqd/219:45:012
134491550,3ptp4l0-21swapper/320:06:323
134491550,3ptp4l0-21swapper/200:10:032
1870899545,6cyclictest33-21ksoftirqd/222:55:002
1870899544,6cyclictest0-21swapper/220:45:242
1870899544,5cyclictest33-21ksoftirqd/221:54:592
1870899544,13cyclictest0-21swapper/220:05:132
1870899541,7cyclictest33-21ksoftirqd/220:15:242
134491540,5ptp4l0-21swapper/022:29:520
134491540,4ptp4l0-21swapper/023:05:120
134491540,4ptp4l0-21swapper/023:05:120
134491540,4ptp4l0-21swapper/019:30:260
1870899535,8cyclictest33-21ksoftirqd/219:30:162
1870899535,4cyclictest33-21ksoftirqd/220:00:162
1870899534,8cyclictest33-21ksoftirqd/200:30:262
1870899530,9cyclictest321ktimersoftd/219:20:002
1870899530,9cyclictest321ktimersoftd/219:20:002
134491530,4ptp4l0-21swapper/000:29:200
1870899524,5cyclictest33-21ksoftirqd/223:55:272
1870899523,6cyclictest0-21swapper/220:20:252
1870899523,5cyclictest17301-21latency_hist22:35:002
1870899522,7cyclictest0-21swapper/219:55:132
1870799523,2cyclictest31614-21kworker/1:119:15:291
1870799523,2cyclictest31614-21kworker/1:119:15:291
134491520,4ptp4l0-21swapper/319:42:063
134491520,11ptp4l0-21swapper/020:18:420
1870899514,8cyclictest33-21ksoftirqd/221:20:012
1870899513,8cyclictest33-21ksoftirqd/200:25:232
1870899513,5cyclictest33-21ksoftirqd/221:35:282
1870899511,6cyclictest0-21swapper/219:50:162
1870899510,7cyclictest33-21ksoftirqd/222:10:172
1870899510,7cyclictest321ktimersoftd/221:20:142
134491510,4ptp4l0-21swapper/323:56:073
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional