You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-03 - 10:56
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot1.osadl.org (updated Mon Aug 03, 2026 00:45:36)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1606499750,31cyclictest22952-21sed20:35:010
134491690,5ptp4l24456-21switchtime20:35:273
134491690,35ptp4l25-21ksoftirqd/121:49:501
16066996732,3cyclictest33-21ksoftirqd/220:10:252
1606599671,32cyclictest20472-21seq20:29:531
1606499672,26cyclictest0-21swapper/022:00:440
1606499672,26cyclictest0-21swapper/021:09:450
1606499672,26cyclictest0-21swapper/019:40:030
1606499672,25cyclictest0-21swapper/022:12:230
1606499662,25cyclictest0-21swapper/000:18:490
16066996533,4cyclictest33-21ksoftirqd/220:00:162
1606499652,26cyclictest0-21swapper/023:06:550
1606599647,24cyclictest29455-21taskset19:36:531
1606499642,26cyclictest0-21swapper/020:42:420
1606499642,26cyclictest0-21swapper/020:18:030
1606499642,26cyclictest0-21swapper/019:23:270
1606499642,26cyclictest0-21swapper/000:38:260
1606499642,25cyclictest0-21swapper/023:13:130
1606499642,25cyclictest0-21swapper/021:01:430
1606499642,25cyclictest0-21swapper/019:26:270
1606499632,25cyclictest0-21swapper/020:51:040
1606499632,25cyclictest0-21swapper/019:33:500
1606499622,26cyclictest0-21swapper/000:25:430
1606499622,25cyclictest0-21swapper/023:46:280
1606499622,25cyclictest0-21swapper/023:27:260
1606499622,25cyclictest0-21swapper/022:08:340
1606499622,25cyclictest0-21swapper/021:34:290
134491620,4ptp4l0-21swapper/222:10:402
1606499612,26cyclictest0-21swapper/023:53:580
1606499612,26cyclictest0-21swapper/019:59:010
1606499612,25cyclictest0-21swapper/023:01:140
1606499612,25cyclictest0-21swapper/020:23:320
1606499612,25cyclictest0-21swapper/000:23:530
1606499612,25cyclictest0-21swapper/000:05:400
1606499612,24cyclictest0-21swapper/020:06:110
1606499612,23cyclictest0-21swapper/022:55:410
1606499612,22cyclictest0-21swapper/020:25:490
1606499602,25cyclictest0-21swapper/023:18:220
1606499602,25cyclictest0-21swapper/020:02:340
1606499602,25cyclictest0-21swapper/019:50:590
1606499602,24cyclictest0-21swapper/000:04:160
134491600,16ptp4l0-21swapper/322:35:133
16066995924,4cyclictest33-21ksoftirqd/200:15:012
16066995923,5cyclictest33-21ksoftirqd/221:35:002
1606599591,34cyclictest23026-21taskset22:54:051
1606499592,25cyclictest0-21swapper/021:52:460
1606499592,24cyclictest0-21swapper/023:56:130
1606499592,24cyclictest0-21swapper/022:42:530
1606499592,24cyclictest0-21swapper/021:37:220
1606499592,23cyclictest0-21swapper/021:26:270
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional