You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-14 - 06:17
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot1.osadl.org (updated Tue Apr 14, 2026 00:45:37)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
289721530,6sleep01949799cyclictest20:50:270
1841721530,4sleep31950099cyclictest22:35:173
104892790,4sleep00-21swapper/022:15:280
1949799670,3cyclictest602-21sed20:45:280
134491670,3ptp4l0-21swapper/123:28:511
1949799650,30cyclictest11180-21seq00:36:130
134491650,5ptp4l0-21swapper/120:40:021
134491650,22ptp4l9490-21iostat_ios22:15:181
1949799640,29cyclictest29162-21taskset20:40:070
1949799630,29cyclictest5194-21seq19:47:130
1949799620,28cyclictest15885-21cpu22:30:130
1949799610,31cyclictest5985-21seq23:15:560
1949799610,30cyclictest23905-21taskset20:27:270
1949799610,29cyclictest28574-21seq20:38:280
1949799610,29cyclictest28574-21seq20:38:270
1949799610,21cyclictest2882-21fschecks_count00:20:150
1949799602,24cyclictest0-21swapper/000:32:490
134491600,16ptp4l0-21swapper/322:00:263
1949799592,25cyclictest0-21swapper/023:07:410
1949799591,29cyclictest24930-21seq23:59:100
1949799591,20cyclictest27302-21egrep21:45:130
1949799590,28cyclictest26352-21taskset20:34:250
134491590,4ptp4l0-21swapper/121:05:111
134491590,3ptp4l0-21swapper/123:05:231
1949799580,30cyclictest6296-21seq22:09:020
1949799580,30cyclictest2055-21seq00:17:510
1949799570,4cyclictest26055-21missed_timers22:50:210
134491570,4ptp4l0-21swapper/022:45:100
134491570,3ptp4l0-21swapper/220:00:042
1949799562,24cyclictest0-21swapper/023:10:540
134491560,4ptp4l0-21swapper/221:42:552
134491560,4ptp4l0-21swapper/100:26:021
134491560,4ptp4l0-21swapper/100:26:021
134491560,3ptp4l32431-21meminfo20:45:212
134491560,3ptp4l0-21swapper/320:53:543
134491560,3ptp4l0-21swapper/223:10:002
134491560,3ptp4l0-21swapper/200:26:132
134491560,3ptp4l0-21swapper/200:26:132
134491560,3ptp4l0-21swapper/022:25:190
134491550,4ptp4l0-21swapper/323:54:373
134491550,4ptp4l0-21swapper/121:32:081
134491550,4ptp4l0-21swapper/019:40:220
134491550,3ptp4l0-21swapper/121:17:111
134491540,4ptp4l0-21swapper/123:21:251
134491540,4ptp4l0-21swapper/120:50:401
134491540,4ptp4l0-21swapper/100:23:511
134491540,3ptp4l0-21swapper/221:11:172
46842530,3sleep20-21swapper/220:55:182
1949799532,23cyclictest0-21swapper/019:22:460
1949799530,3cyclictest8026-21switchtime22:10:260
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional