You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-27 - 19:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot1.osadl.org (updated Sat Jun 27, 2026 12:45:39)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2863821720,6sleep11558399cyclictest12:15:191
2745221710,3sleep31558599cyclictest07:35:153
788621330,5sleep31558599cyclictest10:20:193
134491670,4ptp4l2260-21apt-get10:10:122
15583996613,12cyclictest10713-21chrt08:07:351
1558399617,11cyclictest15626-21grep07:10:151
15583996117,41cyclictest19533-21/usr/sbin/munin11:55:211
175252600,5sleep20-21swapper/209:30:232
1558399596,10cyclictest28475-21tr07:35:271
134491590,3ptp4l0-21swapper/112:25:221
1558399588,10cyclictest4270-21sed07:55:151
1558399587,11cyclictest134491ptp4l07:40:221
134491580,4ptp4l0-21swapper/210:09:332
134491580,3ptp4l0-21swapper/312:05:573
134491580,3ptp4l0-21swapper/208:55:212
1558399575,12cyclictest26334-21systemctl08:40:261
134491570,4ptp4l0-21swapper/109:02:421
134491570,3ptp4l0-21swapper/109:35:211
1558399566,11cyclictest2505-21cpu11:20:141
134491560,4ptp4l0-21swapper/212:33:452
134491560,4ptp4l0-21swapper/211:47:302
134491560,4ptp4l0-21swapper/209:08:382
134491560,4ptp4l0-21swapper/011:49:150
134491560,4ptp4l0-21swapper/011:40:250
134491560,24ptp4l25-21ksoftirqd/109:15:221
15583995515,37cyclictest20669-21apt-get12:00:031
134491550,4ptp4l0-21swapper/011:05:190
134491550,3ptp4l0-21swapper/008:10:260
76532540,5sleep27652-21ntp_kernel_err08:00:222
15583995412,10cyclictest13297-21chrt09:20:441
134491540,5ptp4l0-21swapper/210:01:592
134491540,4ptp4l0-21swapper/211:44:112
134491540,4ptp4l0-21swapper/208:41:362
134491540,4ptp4l0-21swapper/009:08:560
134491540,4ptp4l0-21swapper/008:01:380
134491540,3ptp4l0-21swapper/008:48:290
15583995316,34cyclictest14931-21meminfo11:45:211
134491530,5ptp4l0-21swapper/010:42:330
134491530,4ptp4l0-21swapper/310:59:143
134491530,4ptp4l0-21swapper/008:16:450
134491530,4ptp4l0-21swapper/007:47:320
134491530,3ptp4l0-21swapper/011:54:510
134491530,3ptp4l0-21swapper/007:56:240
134491520,4ptp4l0-21swapper/212:07:302
134491520,4ptp4l0-21swapper/208:19:452
134491520,4ptp4l0-21swapper/010:17:430
134491520,4ptp4l0-21swapper/008:08:380
134491520,3ptp4l0-21swapper/210:27:492
134491520,3ptp4l0-21swapper/012:23:010
134491520,3ptp4l0-21swapper/011:14:410
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional