You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-18 - 15:58
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot1.osadl.org (updated Tue Aug 18, 2026 12:45:41)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
246521580,2sleep23145699cyclictest07:15:212
1330021510,6sleep33145799cyclictest12:15:223
290821370,4sleep33145799cyclictest09:35:243
3145599711,67cyclictest9358-21memory07:30:221
3145599710,29cyclictest1317-21runrttasks12:34:121
3145599710,28cyclictest14098-21chrt12:17:481
3145699682,64cyclictest0-21swapper/210:05:092
3145599671,63cyclictest6773-21diskstats09:45:151
3145599660,29cyclictest3763-21chrt10:46:551
3145599660,29cyclictest10338-21chrt08:40:581
3145599650,27cyclictest19799-21chrt09:01:321
3145699642,60cyclictest0-21swapper/211:35:292
3145599640,29cyclictest11340-21hddtemp_smartct08:45:171
3145599620,59cyclictest16984-21meminfo11:15:211
3145599620,28cyclictest19955-21chrt10:11:361
3145699611,2cyclictest0-21swapper/212:20:292
3145599611,26cyclictest23693-21chrt12:37:221
3145599611,24cyclictest0-21swapper/108:25:001
134491610,5ptp4l0-21swapper/207:50:192
3145699601,57cyclictest0-21swapper/211:09:292
3145599600,57cyclictest8266-21irqstats12:05:201
134491600,5ptp4l0-21swapper/207:07:572
3145699593,54cyclictest0-21swapper/207:35:292
31455995916,40cyclictest20926-21kworker/1:011:33:481
31455995916,40cyclictest20926-21kworker/1:011:33:481
134491590,4ptp4l0-21swapper/311:25:003
134491590,4ptp4l0-21swapper/010:57:430
3145599581,54cyclictest10502-21iostat_ios12:10:171
3145599581,28cyclictest15157-21seq07:43:041
3145599580,28cyclictest6843-21seq12:00:561
3145599580,28cyclictest32252-21taskset11:46:201
3145599580,26cyclictest26921-21chrt09:19:251
134491580,3ptp4l5870-21latency_hist07:25:002
3145599570,28cyclictest1446-21seq10:42:321
3145599570,26cyclictest22535-21chrt11:28:021
3145599570,23cyclictest13124-21chrt11:05:281
134491570,3ptp4l0-21swapper/111:00:161
134491570,12ptp4l0-21swapper/011:35:150
31456995613,41cyclictest0-21swapper/208:21:492
3145599561,52cyclictest27816-21irqrtprio09:20:191
3145599560,29cyclictest17601-21seq07:49:541
3145599560,25cyclictest18873-21taskset12:27:111
134491560,5ptp4l0-21swapper/307:06:153
3145599551,26cyclictest15329-21taskset10:04:001
3145599550,31cyclictest6102-21seq10:51:471
3145599540,30cyclictest12629-21taskset07:38:051
3145599540,28cyclictest2120-21seq11:50:531
3145599540,17cyclictest134491ptp4l07:20:141
207492540,2sleep13145599cyclictest09:05:171
134491540,21ptp4l0-21swapper/007:51:120
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional