You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-12 - 01:56
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot1.osadl.org (updated Sat Apr 11, 2026 12:45:40)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1363621630,5sleep2157799cyclictest12:15:132
286721560,3sleep2157799cyclictest11:50:222
1419421420,7sleep0157599cyclictest07:35:210
271832800,6sleep10-21swapper/111:35:011
271832800,6sleep10-21swapper/111:35:001
134491700,5ptp4l0-21swapper/210:31:392
134491680,4ptp4l0-21swapper/207:25:242
134491650,4ptp4l0-21swapper/211:02:532
134491650,4ptp4l0-21swapper/211:02:532
1578996429,8cyclictest41-21ksoftirqd/310:35:003
1578996428,4cyclictest41-21ksoftirqd/308:40:133
134491640,3ptp4l0-21swapper/212:14:552
157899637,11cyclictest0-21swapper/311:55:073
134491630,5ptp4l0-21swapper/107:27:511
134491630,10ptp4l0-21swapper/309:03:123
134491620,3ptp4l0-21swapper/210:35:092
1578996028,8cyclictest41-21ksoftirqd/307:40:153
134491600,4ptp4l0-21swapper/311:30:173
134491600,4ptp4l0-21swapper/311:30:163
134491600,3ptp4l8728-21apt-get08:35:142
157899595,7cyclictest0-21swapper/312:10:223
134491590,3ptp4l0-21swapper/311:50:123
39432580,4sleep0101ktimersoftd/009:35:000
157899585,11cyclictest0-21swapper/309:20:153
134491580,4ptp4l0-21swapper/209:32:262
134491580,3ptp4l0-21swapper/011:00:290
134491580,3ptp4l0-21swapper/011:00:280
134491570,4ptp4l20136-21latency_hist11:20:002
134491570,4ptp4l0-21swapper/311:40:283
134491570,3ptp4l0-21swapper/208:54:502
1578995627,10cyclictest41-21ksoftirqd/307:30:003
134491560,4ptp4l0-21swapper/212:35:162
157899557,5cyclictest0-21swapper/312:00:243
157899556,6cyclictest0-21swapper/310:53:043
157899553,6cyclictest41-21ksoftirqd/309:55:193
157899552,6cyclictest41-21ksoftirqd/309:30:263
134491550,13ptp4l32761-21ntp_states07:05:211
157899545,7cyclictest0-21swapper/307:20:183
157899545,6cyclictest0-21swapper/310:02:013
157899544,6cyclictest0-21swapper/309:40:193
157899543,6cyclictest41-21ksoftirqd/312:30:003
134491540,3ptp4l0-21swapper/012:18:500
134491540,3ptp4l0-21swapper/009:55:160
157899536,6cyclictest0-21swapper/312:21:543
157899536,5cyclictest0-21swapper/309:25:073
157899536,5cyclictest0-21swapper/309:25:073
157899535,7cyclictest0-21swapper/310:17:133
157899535,6cyclictest0-21swapper/310:42:093
134491530,4ptp4l0-21swapper/210:41:132
134491530,3ptp4l0-21swapper/209:10:132
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional