You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-04 - 20:27
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 10 highest latencies:
System rackdslot3.osadl.org (updated Sat Jul 04, 2026 12:45:44)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
139491211176,23phc2sys0-21swapper/307:05:503
148872205171,23sleep20-21swapper/207:08:062
145392202169,22sleep00-21swapper/007:06:550
144262202170,22sleep10-21swapper/107:05:301
1145821370,3sleep31533799cyclictest11:30:213
139391880,0ptp4l401ktimersoftd/310:35:173
15336997315,12cyclictest7181-21/usr/sbin/munin11:20:262
15336996912,12cyclictest16124-21irqrtprio11:40:192
15336996712,16cyclictest18173-21if_enp1s011:45:172
15336996615,9cyclictest22017-21sed07:20:252
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional