You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-21 - 15:21
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 20 highest latencies:
System rackdslot3.osadl.org (updated Tue Apr 21, 2026 12:45:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
67772209175,23sleep10-21swapper/107:07:301
48462203169,23sleep30-21swapper/307:05:113
68502201169,21sleep20-21swapper/207:08:272
68732200168,22sleep00-21swapper/007:08:450
7271997115,9cyclictest23888-21cat10:00:002
179952710,1sleep30-21swapper/307:30:213
7271996810,10cyclictest10179-21unixbench_singl08:20:272
7271996810,10cyclictest10179-21unixbench_singl08:20:262
7271996711,10cyclictest27386-21apt11:14:592
7271996710,17cyclictest585-21fschecks_count11:25:162
727199669,10cyclictest0-21swapper/210:05:142
7271996616,9cyclictest26550-21grep12:20:142
7271996615,10cyclictest19035-21sed07:35:002
7271996614,9cyclictest10888-21phc2sys-jitter07:15:232
7271996515,11cyclictest1221-21date08:05:012
7271996513,9cyclictest20974-21fschecks_count08:45:142
7271996510,11cyclictest2047-21cut12:35:202
7271996414,10cyclictest7070-21sed08:15:202
7271996414,10cyclictest20523-21cat11:00:112
7271996413,9cyclictest23878-21apt-key07:45:002
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional