You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-26 - 05:21
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot3.osadl.org (updated Tue May 26, 2026 00:45:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
340822350,18sleep10-21swapper/119:05:121
139491229164,22phc2sys0-21swapper/319:07:433
50742204171,22sleep00-21swapper/019:06:540
50992203170,22sleep20-21swapper/219:07:082
139391710,1ptp4l401ktimersoftd/323:25:253
561699580,17cyclictest19888-21/usr/sbin/munin21:55:142
139391580,1ptp4l401ktimersoftd/323:02:263
139391580,1ptp4l401ktimersoftd/322:00:133
305642570,2sleep00-21swapper/020:00:210
5616995621,8cyclictest33-21ksoftirqd/219:32:092
561699553,19cyclictest23312-21latency_hist23:10:002
139391550,1ptp4l401ktimersoftd/300:05:193
561699528,10cyclictest14347-21expr20:35:152
5616995221,7cyclictest33-21ksoftirqd/223:28:212
5616995210,5cyclictest33-21ksoftirqd/221:15:052
561699520,9cyclictest32362-21cat00:35:002
5614995119,3cyclictest9-21ksoftirqd/023:04:090
5616994820,7cyclictest33-21ksoftirqd/222:23:582
561499484,6cyclictest8093-21awk23:45:000
561499482,5cyclictest31181-21strings00:30:200
561699470,10cyclictest32652-21cat00:35:142
139391470,1ptp4l401ktimersoftd/321:28:363
561699460,9cyclictest27308-21grep19:55:122
561699456,6cyclictest3333-21cpuspeed_turbos21:20:142
561699454,5cyclictest24369-21grep00:15:272
5615994539,3cyclictest5462-21wc23:40:001
5615994539,3cyclictest5462-21wc23:40:001
5615994433,6cyclictest25-21ksoftirqd/122:45:121
561499442,5cyclictest8492-21sed20:20:250
5614994419,4cyclictest9-21ksoftirqd/022:55:030
561499441,6cyclictest101ktimersoftd/023:25:250
5617994338,3cyclictest41-21ksoftirqd/320:40:003
561699430,10cyclictest7225-21cat20:20:132
561699430,10cyclictest25000-21ls22:05:132
1394914333,5phc2sys0-21swapper/319:10:013
5617994237,3cyclictest3088-21awk23:35:003
5616994221,5cyclictest33-21ksoftirqd/220:26:362
5616994220,3cyclictest33-21ksoftirqd/221:14:262
561499423,6cyclictest18248-21irqrtprio21:50:180
5614994219,3cyclictest9-21ksoftirqd/000:14:410
561499415,4cyclictest9-21ksoftirqd/020:05:290
561499412,5cyclictest9-21ksoftirqd/019:45:260
139391410,0ptp4l401ktimersoftd/321:44:163
139391410,0ptp4l401ktimersoftd/300:20:073
561799404,3cyclictest41-21ksoftirqd/320:25:003
5617994034,3cyclictest41-21ksoftirqd/300:40:003
561499403,6cyclictest24602-21sed23:10:200
561499403,5cyclictest10257-21irqrtprio20:25:200
139391400,1ptp4l401ktimersoftd/320:40:473
139391400,0ptp4l401ktimersoftd/322:40:323
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional