You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-09-18 - 15:26
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot3.osadl.org (updated Thu Sep 18, 2025 00:45:59)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
137191234170,52phc2sys0-21swapper/319:07:023
271632205171,22sleep10-21swapper/119:09:581
267882203169,22sleep20-21swapper/219:05:292
271032201167,22sleep00-21swapper/019:09:130
2716728863,16sleep00-21swapper/019:10:010
284132600,1sleep00-21swapper/020:20:010
284132600,1sleep00-21swapper/020:20:010
187982530,7sleep2321ktimersoftd/222:20:222
136991500,37ptp4l0-21swapper/319:10:013
132891480,2getstats0-21swapper/319:40:553
136991460,0ptp4l401ktimersoftd/300:25:123
27459994539,3cyclictest15233-21sshd22:12:211
136991420,0ptp4l401ktimersoftd/322:48:333
136991420,0ptp4l401ktimersoftd/322:48:323
136991420,0ptp4l401ktimersoftd/320:58:573
136991410,0ptp4l401ktimersoftd/322:30:153
136991410,0ptp4l401ktimersoftd/319:19:513
136991390,1ptp4l401ktimersoftd/300:21:243
27461993731,4cyclictest6816-21cron19:34:593
27461993731,4cyclictest41-21ksoftirqd/320:16:303
27461993731,4cyclictest41-21ksoftirqd/320:16:303
27460993731,4cyclictest33-21ksoftirqd/221:07:062
27460993631,3cyclictest33-21ksoftirqd/200:40:002
27460993630,4cyclictest33-21ksoftirqd/221:39:582
27460993630,4cyclictest33-21ksoftirqd/219:54:262
27460993630,4cyclictest33-21ksoftirqd/219:23:412
27460993630,3cyclictest33-21ksoftirqd/221:55:012
27460993629,4cyclictest33-21ksoftirqd/219:42:042
27459993631,3cyclictest13330-21cron00:25:001
27458993631,3cyclictest32384-21turbostat.cron22:50:000
27458993631,3cyclictest32384-21turbostat.cron22:50:000
27458993630,4cyclictest9-21ksoftirqd/021:10:550
27461993529,4cyclictest41-21ksoftirqd/323:36:013
27461993529,4cyclictest41-21ksoftirqd/322:18:423
27461993529,4cyclictest41-21ksoftirqd/322:18:423
27461993512,19cyclictest7593-21cpuspeed_turbos23:05:153
27460993530,3cyclictest33-21ksoftirqd/221:20:012
27460993530,3cyclictest33-21ksoftirqd/221:20:012
27460993529,4cyclictest33-21ksoftirqd/222:39:272
27460993529,4cyclictest33-21ksoftirqd/219:14:182
27460993529,4cyclictest33-21ksoftirqd/200:32:402
27460993529,4cyclictest33-21ksoftirqd/200:21:132
27460993528,4cyclictest33-21ksoftirqd/223:01:582
27459993531,3cyclictest25-21ksoftirqd/121:55:001
27459993530,3cyclictest25-21ksoftirqd/122:00:001
27459993529,4cyclictest25-21ksoftirqd/123:38:161
27459993529,4cyclictest25-21ksoftirqd/123:15:411
27459993529,4cyclictest25-21ksoftirqd/123:15:411
27459993529,4cyclictest25-21ksoftirqd/123:05:341
27461993429,3cyclictest41-21ksoftirqd/322:50:313
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional