You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-10-26 - 01:31
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot3.osadl.org (updated Sat Oct 25, 2025 12:45:53)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
137191205171,23phc2sys0-21swapper/307:09:553
141522204171,22sleep00-21swapper/007:09:350
139002203168,23sleep20-21swapper/207:06:212
141212197164,22sleep10-21swapper/107:09:131
2659421630,6sleep11467599cyclictest08:40:181
136991890,1ptp4l401ktimersoftd/310:10:153
157412780,1sleep015740-21basename08:20:000
1371915738,11phc2sys0-21swapper/307:10:013
136991570,1ptp4l401ktimersoftd/307:36:583
136991570,1ptp4l401ktimersoftd/307:36:573
136991550,0ptp4l401ktimersoftd/309:53:503
136991550,0ptp4l401ktimersoftd/309:53:503
136991540,0ptp4l401ktimersoftd/308:23:083
136991530,0ptp4l401ktimersoftd/311:05:383
136991520,1ptp4l401ktimersoftd/312:06:443
136991520,0ptp4l401ktimersoftd/307:40:483
136991510,1ptp4l401ktimersoftd/311:20:243
59298480,2rtkit-daemon0-21swapper/108:16:051
136991470,9ptp4l401ktimersoftd/311:27:443
136991460,0ptp4l401ktimersoftd/311:10:253
137191444,11phc2sys41-21ksoftirqd/308:59:423
137191444,11phc2sys41-21ksoftirqd/308:59:423
59298430,9rtkit-daemon0-21swapper/111:40:251
14675994213,4cyclictest25-21ksoftirqd/109:30:191
132891410,2getstats0-21swapper/311:50:053
136991400,1ptp4l401ktimersoftd/312:10:293
136991400,0ptp4l401ktimersoftd/309:30:253
14677993910,27cyclictest33-21ksoftirqd/212:30:272
1467599395,3cyclictest121rcu_preempt09:55:261
132891390,1getstats0-21swapper/311:55:053
59298380,1rtkit-daemon0-21swapper/110:29:291
14677993832,4cyclictest33-21ksoftirqd/212:15:002
14675993833,3cyclictest25-21ksoftirqd/111:05:011
14675993833,3cyclictest25-21ksoftirqd/110:14:591
136991380,0ptp4l401ktimersoftd/307:50:143
14677993731,4cyclictest33-21ksoftirqd/211:10:382
14677993731,4cyclictest33-21ksoftirqd/211:02:332
1467599375,5cyclictest25-21ksoftirqd/110:20:141
14675993734,2cyclictest25-21ksoftirqd/111:34:591
1467599373,3cyclictest25-21ksoftirqd/112:35:261
14675993732,2cyclictest25-21ksoftirqd/111:30:001
14673993730,5cyclictest9-21ksoftirqd/010:26:480
1467399371,2cyclictest121rcu_preempt11:19:210
136991370,14ptp4l401ktimersoftd/309:35:133
14678993630,4cyclictest41-21ksoftirqd/312:27:473
14678993630,4cyclictest41-21ksoftirqd/308:18:473
14677993631,3cyclictest33-21ksoftirqd/210:11:342
14677993630,4cyclictest33-21ksoftirqd/208:03:212
14677993629,4cyclictest1158-21cron10:05:002
14677993621,12cyclictest13081-21cron08:15:012
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional