You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-28 - 12:02
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackdslot3.osadl.org (updated Sun Dec 28, 2025 00:45:51)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
139491206172,22phc2sys0-21swapper/319:09:573
48012202169,22sleep10-21swapper/119:07:421
48022200168,21sleep20-21swapper/219:07:442
48002200167,22sleep00-21swapper/019:07:420
285721340,6sleep1527099cyclictest22:25:241
504621160,2sleep10-21swapper/122:30:211
5271996129,4cyclictest33-21ksoftirqd/200:05:162
5271996128,10cyclictest33-21ksoftirqd/221:50:212
130672610,4sleep213068-21fschecks_count21:40:162
5271995826,5cyclictest33-21ksoftirqd/223:35:142
282152580,6sleep3527299cyclictest22:10:243
527199578,3cyclictest33-21ksoftirqd/219:30:012
5271995730,7cyclictest33-21ksoftirqd/221:00:192
5271995726,4cyclictest33-21ksoftirqd/222:40:232
5271995726,4cyclictest33-21ksoftirqd/219:55:142
5271995723,3cyclictest33-21ksoftirqd/219:35:132
5271995721,7cyclictest33-21ksoftirqd/221:25:152
5271995624,6cyclictest33-21ksoftirqd/220:45:002
5271995623,6cyclictest33-21ksoftirqd/220:30:172
160832560,2sleep20-21swapper/222:55:002
5271995524,4cyclictest33-21ksoftirqd/223:30:252
5271995523,9cyclictest33-21ksoftirqd/220:05:262
5271995522,6cyclictest33-21ksoftirqd/219:10:212
5271995429,6cyclictest33-21ksoftirqd/221:20:242
5271995420,5cyclictest33-21ksoftirqd/221:05:132
5271995418,7cyclictest33-21ksoftirqd/222:05:282
5271995326,3cyclictest33-21ksoftirqd/220:20:392
5271995321,8cyclictest33-21ksoftirqd/220:15:192
5271995321,6cyclictest33-21ksoftirqd/223:15:272
5271995321,4cyclictest33-21ksoftirqd/223:30:012
5271995319,4cyclictest33-21ksoftirqd/223:00:142
139391530,1ptp4l401ktimersoftd/300:07:423
5271995224,3cyclictest33-21ksoftirqd/222:31:202
5271995224,3cyclictest33-21ksoftirqd/221:15:232
5271995221,9cyclictest33-21ksoftirqd/223:05:242
5271995221,6cyclictest33-21ksoftirqd/200:00:292
5271995220,9cyclictest33-21ksoftirqd/223:50:142
266592520,1sleep10-21swapper/119:55:001
527199515,3cyclictest33-21ksoftirqd/221:40:002
5271995120,5cyclictest33-21ksoftirqd/219:15:262
5271995120,4cyclictest33-21ksoftirqd/222:15:162
5271995120,10cyclictest33-21ksoftirqd/200:15:152
5271995116,6cyclictest33-21ksoftirqd/200:30:142
527199507,3cyclictest33-21ksoftirqd/221:55:242
5271995022,4cyclictest33-21ksoftirqd/221:12:512
5271995020,9cyclictest33-21ksoftirqd/220:50:002
5271995020,9cyclictest33-21ksoftirqd/220:50:002
5271995019,5cyclictest33-21ksoftirqd/221:45:282
5271995017,9cyclictest33-21ksoftirqd/220:50:242
5271995017,9cyclictest33-21ksoftirqd/220:50:242
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional