You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-27 - 16:56
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackeslot2.osadl.org (updated Fri Mar 27, 2026 12:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
152938021100,1sleep01529377-21ps10:51:260
14449742990,3sleep30-21swapper/310:04:003
16623772840,2sleep30-21swapper/312:10:013
15995822530,1sleep20-21swapper/211:31:442
13677282410,1sleep10-21swapper/109:19:381
16325682310,1sleep11632569-21grep11:51:231
16506492270,1sleep20-21swapper/212:01:262
16506492270,1sleep20-21swapper/212:01:262
1203154992521,3cyclictest1290-21dbus-daemon11:40:011
1203151992512,8cyclictest0-21swapper/009:45:010
1203151992410,9cyclictest0-21swapper/010:20:020
1203154992320,2cyclictest1696750-21grep12:30:011
120315199231,8cyclictest1454311-21munin-run10:10:010
120315199231,6cyclictest1497438-21latency_hist10:35:010
1203151992312,7cyclictest1382881-21timerandwakeup09:26:280
1203151992311,8cyclictest1511389-21kthreadcore10:41:220
1203151992311,7cyclictest0-21swapper/009:15:000
120315199231,17cyclictest0-21swapper/008:27:340
120315199230,18cyclictest1706207-21/usr/sbin/munin12:36:270
1203157992210,6cyclictest0-21swapper/211:51:152
120315499228,5cyclictest0-21swapper/110:26:231
120315199229,8cyclictest0-21swapper/009:20:000
120315199228,9cyclictest0-21swapper/012:15:020
1203151992217,4cyclictest1290-21dbus-daemon07:15:010
1203151992216,5cyclictest1-21systemd10:30:000
1203151992212,7cyclictest1560454-21kthreadcore11:11:210
1203154992118,2cyclictest1290-21dbus-daemon07:40:001
1203154992112,3cyclictest1456682-21kthreadcore10:11:221
1203154992111,3cyclictest1590374-21runrttasks11:26:261
120315199218,9cyclictest0-21swapper/007:26:230
1203151992116,4cyclictest1290535-21/usr/sbin/munin08:20:000
1203151992112,8cyclictest1415751-21kthreadcore09:46:240
1203151992110,7cyclictest1439410-21kthreadcore10:01:230
1203151992110,10cyclictest0-21swapper/009:56:250
2902298200,4rtkit-daemon0-21swapper/009:20:530
1203157992017,1cyclictest0-21swapper/207:40:002
1203154992017,2cyclictest257-21systemd-journal09:35:011
120315199209,4cyclictest1633916-21timerwakeupswit11:51:280
120315199209,4cyclictest1576691-21aten2.4-expect11:21:160
120315199207,4cyclictest0-21swapper/010:40:010
1203151992014,5cyclictest1689430-21cpuspeed_turbos12:26:180
1203151992014,5cyclictest1569172-21sed11:16:210
1203151992014,5cyclictest1558201-21latency_hist11:10:010
1203151992014,5cyclictest1290-21dbus-daemon09:35:010
1203151992014,5cyclictest0-21swapper/010:50:000
120315199201,2cyclictest1642277-21ssh11:56:280
120315199201,2cyclictest0-21swapper/011:35:520
1203151992011,8cyclictest1533846-21if_eno110:56:200
1203154991916,2cyclictest1682578-21kthreadcore12:21:221
1203154991916,2cyclictest1428522-21latency_hist09:55:011
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional