You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-09-24 - 05:05
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackeslot2.osadl.org (updated Thu Sep 24, 2026 00:44:00)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
7396422370,2sleep30-21swapper/323:04:163
7396422370,2sleep30-21swapper/323:04:163
10412421640,3sleep20-21swapper/223:19:312
330792840,2sleep30-21swapper/322:39:233
1339902320,1sleep20-21swapper/223:39:152
3900139992816,11cyclictest0-21swapper/023:23:510
3900139992716,10cyclictest4098291-21kthreadcore21:29:190
3900139992716,10cyclictest4098291-21kthreadcore21:29:190
2291152270,2sleep00-21swapper/000:30:490
390013999251,19cyclictest0-21swapper/022:34:170
390013999251,13cyclictest4176302-21apt-get22:13:550
390013999244,13cyclictest0-21swapper/000:08:500
390013999244,13cyclictest0-21swapper/000:08:500
3900139992416,6cyclictest677780-21systemd-journal21:20:000
3900139992413,7cyclictest3900138-21cyclictest21:34:170
390013999241,14cyclictest88810-21ssh23:13:530
390013999241,14cyclictest88810-21ssh23:13:530
390013999238,9cyclictest0-21swapper/000:13:530
3900139992310,9cyclictest4151234-21kthreadcore21:59:180
41787612220,3sleep30-21swapper/322:14:173
390013999221,5cyclictest4021001-21df20:39:100
3900139992215,6cyclictest122085-21idleruntime-cro23:30:010
3900139992213,8cyclictest4881-21kthreadcore22:24:170
390013999221,12cyclictest144783-21kthreadcore23:44:150
3900141992119,1cyclictest0-21swapper/222:34:172
390013999211,9cyclictest0-21swapper/000:21:460
3900139992114,6cyclictest24615-21JS14:54:060
3900139992112,8cyclictest24617-21JS14:54:060
3900140992017,2cyclictest70-21kcompactd000:39:121
390013999207,8cyclictest0-21swapper/023:39:240
390013999207,8cyclictest0-21swapper/022:48:570
390013999207,8cyclictest0-21swapper/022:48:570
390013999207,5cyclictest191rcu_preempt22:43:530
390013999201,8cyclictest4070468-21telnet21:14:100
3900139992014,5cyclictest65471-21kthreadcore22:59:180
3900139992013,6cyclictest24616-21JS14:54:060
3900140991916,2cyclictest24648-21gmain22:41:151
3900140991915,3cyclictest4049409-21kthreadcore20:59:141
390014099191,3cyclictest4047436-21latency_hist20:55:011
3900140991913,4cyclictest4026923-21sort20:40:031
390013999198,7cyclictest171690-21kthreadcore23:59:170
390013999198,7cyclictest0-21swapper/022:50:060
390013999197,8cyclictest0-21swapper/023:34:230
390013999197,8cyclictest0-21swapper/023:05:010
390013999197,8cyclictest0-21swapper/023:05:010
3900139991914,4cyclictest4132168-21aten_repower_en21:49:040
3900139991914,4cyclictest29984-21sh22:39:170
3900139991914,4cyclictest240248-21gltestperf00:39:130
390013999191,17cyclictest4123212-21ssh21:43:530
390013999191,13cyclictest4068157-21wc21:10:000
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional