You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-19 - 14:36
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackeslot2.osadl.org (updated Tue May 19, 2026 00:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
16685882960,5sleep01668594-21cut22:45:090
15170702890,1sleep10-21swapper/121:05:101
16576472580,1sleep01657645-21ssh22:36:360
14810552490,2sleep0241rcuc/020:35:110
1367889993027,1cyclictest0-21swapper/219:15:012
1367887992822,2cyclictest134050irq/121-eno100:15:111
16999982260,2sleep00-21swapper/023:05:110
1367887992623,2cyclictest351ktimers/121:45:011
1367883992614,4cyclictest16-21ksoftirqd/020:30:020
1367889992521,2cyclictest0-21swapper/221:55:062
1367883992523,1cyclictest1735231-21ssh23:30:010
1367883992522,2cyclictest0-21swapper/000:25:010
1367883992518,6cyclictest1834680-21systemd-run00:35:000
1367887992421,2cyclictest3851875-21systemd-journal19:15:021
1367887992421,2cyclictest1567315-21aten2.4-expect21:40:021
1367887992421,2cyclictest1452426-21sh20:15:011
1367883992412,4cyclictest171ktimers/020:20:000
1367887992320,2cyclictest1735320-21ssh23:30:021
1367887992320,2cyclictest1464982-21latency_hist20:25:011
1367887992314,5cyclictest1996-21runrttasks22:08:491
1367887992313,3cyclictest0-21swapper/123:20:021
1367883992320,2cyclictest1620983-21systemd-run22:15:020
1367883992320,2cyclictest1433572-21sh20:00:010
1367883992315,7cyclictest0-21swapper/023:20:010
1367883992313,3cyclictest1759771-21kernelversion23:45:120
136788799228,7cyclictest1514979-21kworker/1:1+events_freezable21:21:361
136788799224,1cyclictest191rcu_preempt20:50:031
1367887992212,3cyclictest0-21swapper/122:00:041
1367887992210,3cyclictest0-21swapper/100:05:011
1367883992219,2cyclictest1489834-21latency_hist20:45:010
1367883992219,2cyclictest1-21systemd21:55:000
1367883992212,6cyclictest0-21swapper/000:10:010
1367883992212,3cyclictest1400991-21sendmail_mailqu19:30:140
1367883992212,3cyclictest1400991-21sendmail_mailqu19:30:140
1367883992211,6cyclictest1548664-21kthreadcore21:25:100
16242872210,2sleep01624289-21kthreadcore22:15:110
1367887992118,2cyclictest1414334-21sh19:45:021
1367887992118,2cyclictest1296-21polkitd19:40:001
1367887992117,3cyclictest1750553-21aten2.4-expect23:40:021
1367887992116,1cyclictest1812450-21ssh00:20:051
1367887992115,2cyclictest134050irq/121-eno123:35:011
1367883992118,2cyclictest1582888-21aten_repower_fr21:50:020
1367883992118,2cyclictest1420872-21latency_hist19:50:000
1367883992118,2cyclictest0-21swapper/019:45:000
1367883992112,3cyclictest16-21ksoftirqd/023:05:010
1367883992111,5cyclictest16-21ksoftirqd/000:20:000
1367883992111,5cyclictest0-21swapper/023:35:020
1367889992017,1cyclictest0-21swapper/219:45:012
136788999201,14cyclictest0-21swapper/221:10:012
136788799209,2cyclictest1396566-21gltestperf19:30:081
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional