You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-25 - 07:44
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackeslot2.osadl.org (updated Sat Jul 25, 2026 00:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
45803421020,2sleep0241rcuc/020:56:010
4166512960,2sleep20-21swapper/220:25:012
7365532270,1sleep20-21swapper/200:06:052
323382992713,10cyclictest0-21swapper/023:15:020
5642592250,2sleep30-21swapper/322:10:583
323382992514,6cyclictest0-21swapper/022:25:020
323382992410,10cyclictest0-21swapper/022:40:010
323384992319,2cyclictest0-21swapper/219:20:002
323383992320,2cyclictest0-21swapper/120:50:031
323383992317,2cyclictest69250irq/121-eno122:25:581
323383992312,2cyclictest723548-21munin-run00:00:011
323382992315,7cyclictest699687-21sensors_temp23:41:030
323384992219,1cyclictest0-21swapper/200:15:012
323383992214,3cyclictest535744-21kthreadcore21:51:001
323384992117,2cyclictest0-21swapper/223:32:072
323384992116,3cyclictest0-21swapper/200:00:022
323383992116,3cyclictest268-21systemd-journal22:55:001
32338299219,6cyclictest0-21swapper/022:10:510
323382992112,5cyclictest0-21swapper/023:25:010
1157598210,3rtkit-daemon1307-21mta-sts-daemon00:19:590
3240591200,2phc2sys0-21swapper/320:55:013
323384992017,1cyclictest0-21swapper/221:45:012
323384992017,1cyclictest0-21swapper/221:35:532
323384992017,1cyclictest0-21swapper/200:25:012
32338399208,5cyclictest0-21swapper/123:30:521
323383992017,2cyclictest716101-21cron23:55:001
323383992017,2cyclictest684-21systemd-logind20:10:011
323383992014,2cyclictest1157598rtkit-daemon00:01:271
323382992017,2cyclictest1-21systemd20:30:020
323382992011,7cyclictest0-21swapper/022:30:010
323382992011,5cyclictest731756-21cpu00:05:540
323384991917,1cyclictest0-21swapper/221:05:002
323384991917,1cyclictest0-21swapper/221:00:002
323384991916,1cyclictest0-21swapper/222:50:582
323384991916,1cyclictest0-21swapper/221:45:572
323384991916,1cyclictest0-21swapper/219:30:552
323383991916,2cyclictest768068-21systemd00:30:021
323383991916,2cyclictest560892-21sh22:10:021
323383991915,3cyclictest323380-21cyclictest22:47:071
32338299199,6cyclictest0-21swapper/021:40:010
323382991916,2cyclictest664-21dbus-daemon21:35:010
323382991910,7cyclictest0-21swapper/000:15:000
3240591180,2phc2sys0-21swapper/323:40:303
32338499181,9cyclictest0-21swapper/223:30:022
323384991816,1cyclictest0-21swapper/223:40:032
323384991816,1cyclictest0-21swapper/223:10:022
323384991816,1cyclictest0-21swapper/222:11:032
323384991816,1cyclictest0-21swapper/221:55:532
323384991816,1cyclictest0-21swapper/221:35:022
323384991816,1cyclictest0-21swapper/220:25:532
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional