You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-17 - 20:41
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackeslot2.osadl.org (updated Fri Apr 17, 2026 12:43:58)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
413555921530,1sleep04135557-21ssh09:42:530
418662021120,2sleep04186585-21ssh10:15:560
5945721000,1sleep10-21swapper/111:00:541
40810962380,2sleep14081097-21kthreadcore09:05:541
39620442320,2sleep20-21swapper/207:30:532
3930574992617,5cyclictest0-21swapper/008:20:000
3930574992614,11cyclictest1290-21dbus-daemon09:35:000
3930576992421,1cyclictest0-21swapper/211:55:022
3930574992414,6cyclictest101416-21irqcore11:30:520
3930576992320,1cyclictest0-21swapper/208:45:012
393057499227,6cyclictest0-21swapper/010:45:450
3930574992215,6cyclictest85938-21cstates11:20:480
3930575992118,2cyclictest4166358-21systemd10:05:011
3930575992118,2cyclictest1290-21dbus-daemon09:20:011
3930575992113,4cyclictest3841370-21avahi-daemon10:30:011
3930575992113,4cyclictest3841370-21avahi-daemon10:30:011
3930574992112,8cyclictest4147035-21kthreadcore09:50:530
3930574992112,1cyclictest25099-21ssh10:40:450
3930576992017,1cyclictest0-21swapper/210:15:002
3930575992017,2cyclictest4045750-21perf08:40:001
3930575992017,2cyclictest1-21systemd07:20:011
3930575992011,4cyclictest0-21swapper/112:20:541
3930574992017,2cyclictest47054-21latency_hist10:55:000
3930574992013,6cyclictest3945919-21aten2.4-expect07:20:470
3930574992010,6cyclictest0-21swapper/011:30:010
3930574992010,6cyclictest0-21swapper/011:00:580
3930574992010,6cyclictest0-21swapper/010:00:020
393057699196,5cyclictest0-21swapper/207:10:462
3930576991916,1cyclictest0-21swapper/212:20:002
3930576991916,1cyclictest0-21swapper/211:15:022
3930576991916,1cyclictest0-21swapper/209:26:012
3930575991916,2cyclictest4134567-21mailstats09:40:581
3930575991916,2cyclictest4064634-21gpgconf08:55:011
3930575991916,2cyclictest3983279-21latency_hist07:50:011
3930575991916,2cyclictest0-21swapper/111:15:011
3930575991915,3cyclictest3824565-21in:imuxsock10:10:011
3930575991912,2cyclictest501rcuop/209:58:111
3930575991910,4cyclictest0-21swapper/112:15:011
393057499195,12cyclictest3945397-21turbostat07:20:010
3930574991916,2cyclictest1-21systemd12:15:010
3930574991916,2cyclictest0-21swapper/009:30:000
3930574991911,7cyclictest0-21swapper/010:10:530
3930574991911,7cyclictest0-21swapper/009:25:010
3930574991910,5cyclictest133510-21kthreadcore11:50:540
383433398190,3rtkit-daemon3851702-21mta-sts-daemon07:43:111
2649091190,2phc2sys0-21swapper/310:15:003
39570592180,3sleep0191rcu_preempt07:25:580
3930576991816,1cyclictest0-21swapper/207:15:032
3930576991815,1cyclictest0-21swapper/210:20:002
3930576991812,4cyclictest4064797-21chrt08:55:012
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional