You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-28 - 07:46
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Characteristics of the 50 highest latencies:
System rackeslot2.osadl.org (updated Tue Jul 28, 2026 00:43:56)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
20617432840,1sleep02061741-21ssh23:21:050
20395732720,1sleep12039572-21ssh23:06:551
1714073992723,2cyclictest2040616-21cron23:10:010
1714073992421,2cyclictest1936628-21wc22:00:010
1714073992411,7cyclictest0-21swapper/023:30:450
171407499236,4cyclictest191rcu_preempt00:10:011
1157598230,7rtkit-daemon1307-21mta-sts-daemon00:29:590
1714075992219,1cyclictest0-21swapper/223:00:012
1714074992219,2cyclictest664-21dbus-daemon19:30:021
1714074992215,3cyclictest2004025-21/usr/sbin/munin22:45:581
1714075992118,1cyclictest0-21swapper/200:15:012
1714074992110,4cyclictest1862836-21unin-run21:10:021
1714073992118,2cyclictest1-21systemd22:40:010
1714073992111,6cyclictest0-21swapper/022:05:510
1714073992110,5cyclictest1307-21mta-sts-daemon21:10:180
1157598210,4rtkit-daemon1306-21mta-sts-daemon20:05:200
21236462200,2sleep30-21swapper/300:05:493
1714074992017,2cyclictest664-21dbus-daemon23:45:001
1714074992017,2cyclictest1885084-21wc21:25:021
1714074992015,4cyclictest2159480-21unin-run00:30:011
1714075991917,1cyclictest0-21swapper/222:00:012
1714075991916,1cyclictest0-21swapper/223:20:012
1714075991916,1cyclictest0-21swapper/222:05:482
1714075991916,1cyclictest0-21swapper/219:30:012
171407499196,2cyclictest191rcu_preempt19:45:441
1714074991916,2cyclictest664-21dbus-daemon20:45:011
1714073991916,2cyclictest2055378-21latency_hist23:20:020
1714073991916,2cyclictest1-21systemd23:40:000
1714073991916,2cyclictest1-21systemd00:40:030
1714073991914,4cyclictest2018958-21aten_repower_vo22:55:470
1714073991911,6cyclictest0-21swapper/022:45:020
1714073991910,8cyclictest0-21swapper/023:10:450
3240591180,2phc2sys0-21swapper/321:33:113
3240591180,2phc2sys0-21swapper/321:00:493
1714075991816,1cyclictest0-21swapper/223:50:022
1714075991816,1cyclictest0-21swapper/221:20:472
1714075991816,1cyclictest0-21swapper/221:20:022
1714075991816,1cyclictest0-21swapper/220:50:012
1714075991815,1cyclictest0-21swapper/223:40:002
1714075991815,1cyclictest0-21swapper/222:35:442
1714075991815,1cyclictest0-21swapper/222:35:022
1714075991815,1cyclictest0-21swapper/200:35:022
1714075991815,1cyclictest0-21swapper/200:00:462
1714075991813,2cyclictest0-21swapper/223:27:132
171407499189,4cyclictest0-21swapper/100:35:021
171407499182,7cyclictest1877503-21latency_hist21:20:011
1714074991815,2cyclictest664-21dbus-daemon21:15:021
1714074991815,2cyclictest1981276-21latency_hist22:30:021
1714074991814,3cyclictest1803624-21kthreadcore20:20:511
171407399189,5cyclictest1957295-21unixbench-2d22:10:570
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional