You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-28 - 15:47
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackeslot3.osadl.org (updated Fri Nov 28, 2025 00:43:49)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3439445996546,17cyclictest3515771-21kworker/1:223:10:141
343944599651,2cyclictest3547759-21fschecks_count00:35:141
343944599651,2cyclictest0-21swapper/120:32:531
3439440996560,3cyclictest2841348-1kworker/0:1H00:00:010
3439445996343,18cyclictest3454432-21kworker/1:019:55:141
3439445996342,17cyclictest3466311-21kworker/1:120:45:151
3439445996138,21cyclictest3384951-1kworker/1:2H21:20:011
3439445996044,15cyclictest3384951-1kworker/1:2H23:48:201
3439445996042,17cyclictest3534382-21kworker/1:100:25:161
3439445996040,19cyclictest3384951-1kworker/1:2H20:15:001
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional