You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-19 - 23:59

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackeslot3s.osadl.org (updated Sun Jul 19, 2026 12:45:35)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
909564999187,2cyclictest0-21swapper/007:40:020
909573997740,25cyclictest30-21ksoftirqd/211:40:022
909573997740,25cyclictest30-21ksoftirqd/211:40:012
90956499731,7cyclictest1-21systemd11:50:010
90956499731,7cyclictest1-21systemd11:50:000
909564997232,20cyclictest974122-21latency_hist11:15:030
909564996817,25cyclictest955275-21kworker/0:110:45:030
909564996811,14cyclictest12-21ksoftirqd/009:40:020
909564996810,8cyclictest131rcu_preempt10:14:120
90956499664,7cyclictest121ksoftirqd/009:20:270
90957899637,40cyclictest364-21snmpd12:00:023
90957899637,40cyclictest364-21snmpd12:00:023
909564996336,20cyclictest987961-21ssh11:45:000
909564996321,8cyclictest12-21ksoftirqd/011:56:020
909564996321,8cyclictest12-21ksoftirqd/011:56:010
909564996319,13cyclictest12-21ksoftirqd/012:10:300
90956499631,6cyclictest12-21ksoftirqd/010:29:130
90956499624,53cyclictest915516-21latency_hist09:05:020
90956499622,41cyclictest983311-21wc11:35:000
909573996135,6cyclictest914970-21kworker/2:210:26:202
90956499616,9cyclictest12-21ksoftirqd/010:40:010
90956499614,7cyclictest12-21ksoftirqd/010:21:500
90956499604,7cyclictest121ksoftirqd/012:26:320
909564996027,29cyclictest101086450rm12:33:170
90956499599,12cyclictest12-21ksoftirqd/010:20:010
909564995917,10cyclictest12-21ksoftirqd/008:15:020
909564995917,10cyclictest12-21ksoftirqd/008:15:010
909564995915,10cyclictest12-21ksoftirqd/012:35:490
90956499591,36cyclictest0-21swapper/012:00:470
909564995913,23cyclictest0-21swapper/009:33:360
909564995913,23cyclictest0-21swapper/009:33:350
90956499587,5cyclictest12-21ksoftirqd/011:08:320
90956499585,9cyclictest12-21ksoftirqd/009:20:000
909564995828,14cyclictest991445-21ssh11:52:150
90956499581,26cyclictest3003354-1kworker/0:1H12:20:010
90956499581,26cyclictest3003354-1kworker/0:1H12:20:010
909564995811,12cyclictest12-21ksoftirqd/010:05:010
90956499579,22cyclictest0-21swapper/009:28:320
90956499574,7cyclictest12-21ksoftirqd/011:30:000
909564995740,11cyclictest914163-21cron08:40:010
909564995740,11cyclictest914163-21cron08:40:000
909564995730,12cyclictest933401-21ssh09:47:550
909564995711,28cyclictest131rcu_preempt09:11:050
909578995648,5cyclictest0-21swapper/307:10:013
90956499567,7cyclictest121ksoftirqd/011:03:280
90956499567,6cyclictest12-21ksoftirqd/009:52:000
909564995620,31cyclictest12-21ksoftirqd/012:25:020
909564995620,29cyclictest16850irq/134-800000011:16:310
909564995620,29cyclictest16850irq/134-800000011:16:310
909564995615,14cyclictest12-21ksoftirqd/007:10:020
909564995612,10cyclictest12-21ksoftirqd/007:40:000
909573995547,5cyclictest925019-21kworker/2:311:53:272
90956499554,6cyclictest12-21ksoftirqd/010:10:030
90956499551,6cyclictest0-21swapper/009:57:400
909564995513,9cyclictest12-21ksoftirqd/008:10:020
909573995446,6cyclictest30-21ksoftirqd/211:34:532
90956499546,6cyclictest121ksoftirqd/010:31:030
90956499546,6cyclictest121ksoftirqd/010:31:020
90956499545,11cyclictest12-21ksoftirqd/008:55:030
90956499545,11cyclictest12-21ksoftirqd/008:55:030
909564995426,13cyclictest965703-21ssh10:57:150
90956499541,29cyclictest0-21swapper/009:45:000
90956499537,8cyclictest12-21ksoftirqd/011:36:020
90956499537,8cyclictest12-21ksoftirqd/011:36:010
90956499536,6cyclictest12-21ksoftirqd/010:55:010
909564995327,11cyclictest958567-21ssh10:41:530
909578995237,11cyclictest1-21systemd09:45:013
909573995244,5cyclictest914970-21kworker/2:212:25:012
909573995244,5cyclictest914970-21kworker/2:212:15:022
909573995244,5cyclictest914970-21kworker/2:210:23:182
909573995244,5cyclictest914970-21kworker/2:209:30:392
909573995244,5cyclictest914970-21kworker/2:209:30:382
909573995243,6cyclictest925019-21kworker/2:310:44:572
909573995243,6cyclictest925019-21kworker/2:310:36:392
909573995243,6cyclictest914970-21kworker/2:210:57:422
909573995229,19cyclictest3467602-21systemd-journal09:00:002
90956499525,4cyclictest131rcu_preempt11:23:090
90956499524,12cyclictest12-21ksoftirqd/008:05:010
90956499523,7cyclictest12-21ksoftirqd/012:05:590
90956499523,7cyclictest12-21ksoftirqd/012:05:580
90956499522,33cyclictest19350irq/34-mmc107:25:020
90957899514,4cyclictest131rcu_preempt09:10:013
909573995143,5cyclictest925019-21kworker/2:310:50:582
909573995142,5cyclictest925019-21kworker/2:310:09:592
909569995131,16cyclictest912107-21systemctl08:00:011
909569995131,16cyclictest912107-21systemctl08:00:001
909569995124,6cyclictest23-21ksoftirqd/108:35:001
90956999512,3cyclictest131rcu_preempt12:19:311
90956999512,3cyclictest131rcu_preempt12:19:311
909564995131,15cyclictest275-21dbus-daemon08:25:000
909564995131,15cyclictest1-21systemd07:15:000
909578995031,15cyclictest1-21systemd11:15:013
909573995042,5cyclictest925019-21kworker/2:312:00:422
909573995042,5cyclictest914970-21kworker/2:211:24:072
909573995041,6cyclictest925019-21kworker/2:310:45:392
909573995041,6cyclictest914970-21kworker/2:211:08:312
909573995041,6cyclictest901090-21kworker/2:107:24:042
909573995040,7cyclictest925019-21kworker/2:311:47:412
909573995040,7cyclictest925019-21kworker/2:311:47:402
909573995040,6cyclictest914970-21kworker/2:211:18:242
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional