You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-10 - 07:24

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackeslot3s.osadl.org (updated Mon Aug 10, 2026 00:45:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
34455049910799,6cyclictest12-21ksoftirqd/021:30:020
34455049910296,3cyclictest0-21swapper/000:00:030
3445504999483,7cyclictest3445506-21latency_hist19:10:010
344550499948,21cyclictest131rcu_preempt21:35:030
3445504998577,6cyclictest12-21ksoftirqd/022:20:020
344550999781,5cyclictest131rcu_preempt21:40:021
3445518997363,8cyclictest37-21ksoftirqd/323:55:023
3445504997338,5cyclictest131rcu_preempt19:20:000
3445513997250,8cyclictest3456510-21kworker/2:123:38:012
3445509997130,11cyclictest23-21ksoftirqd/122:40:001
344550499713,64cyclictest3482325-21ssh22:15:030
344550499702,6cyclictest0-21swapper/022:05:010
3445504996959,8cyclictest12-21ksoftirqd/023:00:030
3445504996950,13cyclictest19350irq/34-mmc121:35:020
3445504996929,9cyclictest3518763-21ssh23:32:360
3445504996929,9cyclictest3518763-21ssh23:32:360
344550499676,5cyclictest131rcu_preempt22:00:010
3445504996631,15cyclictest3503474-21ssh23:00:020
3445504996620,14cyclictest275-21dbus-daemon22:55:010
3445504996610,5cyclictest131rcu_preempt23:50:010
344550999653,39cyclictest131rcu_preempt22:20:031
3445504996550,9cyclictest16950irq/224-800000020:40:000
344550499647,6cyclictest131rcu_preempt00:30:020
3445504996436,21cyclictest275-21dbus-daemon20:55:000
344550499634,5cyclictest131rcu_preempt22:31:140
344550499633,55cyclictest0-21swapper/022:45:000
3445509996249,9cyclictest23-21ksoftirqd/100:10:001
3445509996249,9cyclictest23-21ksoftirqd/100:10:001
3445504996211,31cyclictest131rcu_preempt23:52:500
344550499616,6cyclictest131rcu_preempt00:20:500
344550499604,9cyclictest12-21ksoftirqd/021:55:010
344550499604,29cyclictest3450914-21kworker/u8:221:00:040
344551399585,6cyclictest131rcu_preempt00:00:002
3445504995837,15cyclictest1-21systemd23:40:010
3445504995812,5cyclictest131rcu_preempt00:10:450
344551899573,5cyclictest131rcu_preempt00:20:003
344550499576,38cyclictest19350irq/34-mmc119:45:020
3445504995715,32cyclictest16850irq/134-800000022:49:140
344550499569,6cyclictest131rcu_preempt21:05:000
344550499567,10cyclictest12-21ksoftirqd/020:30:000
344550499565,10cyclictest12-21ksoftirqd/020:35:000
344550499565,10cyclictest12-21ksoftirqd/020:35:000
3445504995628,12cyclictest3487294-21ssh22:25:260
344551399553,15cyclictest3482364-21ssh22:15:042
344550999551,49cyclictest131rcu_preempt23:00:031
344550499557,12cyclictest3479826-21unin-run22:10:000
3445504995546,7cyclictest12-21ksoftirqd/023:07:230
344550499551,39cyclictest3547339-21ssh00:33:280
3445513995427,18cyclictest3444840-21kworker/2:021:58:582
3445504995443,7cyclictest151rcuc/021:45:010
3445504995427,11cyclictest3510681-21ssh23:15:100
344550499542,5cyclictest131rcu_preempt00:15:430
3445504995418,18cyclictest16850irq/134-800000021:16:320
344550499541,6cyclictest3485833-21modprobe22:22:330
3445504995412,11cyclictest12-21ksoftirqd/020:05:020
3445513995345,5cyclictest3444840-21kworker/2:021:27:592
3445513995344,6cyclictest3444840-21kworker/2:022:07:362
3445513995335,13cyclictest1-21systemd23:30:012
3445513995334,15cyclictest1-21systemd21:10:002
3445513995323,7cyclictest3456510-21kworker/2:121:36:352
3445509995324,7cyclictest3487934-21sh22:26:571
3445504995328,17cyclictest275-21dbus-daemon23:15:000
3445504995324,14cyclictest3458695-21ssh21:24:440
3445504995321,28cyclictest3470495-21cron21:50:010
344551899523,4cyclictest131rcu_preempt22:05:013
3445513995242,6cyclictest3444840-21kworker/2:022:31:522
3445513995241,6cyclictest3444840-21kworker/2:022:30:012
3445509995237,11cyclictest23-21ksoftirqd/100:00:011
3445509995235,12cyclictest275-21dbus-daemon23:45:021
344550499528,5cyclictest131rcu_preempt22:40:020
344550499523,7cyclictest12-21ksoftirqd/020:45:010
3445504995215,7cyclictest12-21ksoftirqd/020:15:010
344551899513,4cyclictest131rcu_preempt00:13:513
344551899513,3cyclictest131rcu_preempt22:19:573
344551899513,3cyclictest131rcu_preempt00:09:593
344551899513,3cyclictest131rcu_preempt00:09:583
3445513995143,5cyclictest3456510-21kworker/2:100:15:532
3445513995143,5cyclictest3444840-21kworker/2:023:20:412
3445513995143,5cyclictest3444840-21kworker/2:023:20:402
3445513995135,12cyclictest3467602-21systemd-journal21:00:002
3445513995135,12cyclictest275-21dbus-daemon20:40:002
344550499519,36cyclictest0-21swapper/000:10:030
344550499519,36cyclictest0-21swapper/000:10:020
344550499513,30cyclictest12-21ksoftirqd/023:27:360
3445504995124,11cyclictest3514798-21ssh23:24:180
3445504995124,11cyclictest3514798-21ssh23:24:180
344550499511,9cyclictest12-21ksoftirqd/000:39:260
344551899507,10cyclictest37-21ksoftirqd/319:20:003
344551899505,3cyclictest131rcu_preempt22:56:123
344551899504,3cyclictest131rcu_preempt23:50:303
344551899503,3cyclictest131rcu_preempt22:00:023
344551899502,3cyclictest131rcu_preempt21:32:433
344551899501,4cyclictest131rcu_preempt22:29:303
3445513995042,5cyclictest3456510-21kworker/2:123:31:392
3445513995042,5cyclictest3456510-21kworker/2:123:31:382
3445513995042,5cyclictest3456510-21kworker/2:123:18:312
3445513995042,5cyclictest3456510-21kworker/2:123:08:342
3445513995042,5cyclictest3456510-21kworker/2:100:06:032
3445513995042,5cyclictest3456510-21kworker/2:100:06:022
3445513995042,5cyclictest3444840-21kworker/2:021:43:162
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional