You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-10-23 - 03:36

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot3s.osadl.org (updated Thu Oct 23, 2025 00:45:09)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
41385998229,19cyclictest56059-21sed23:50:023
41385997921,15cyclictest44179-21munin-run20:05:003
41385997522,18cyclictest43274-21cat19:45:013
41385996820,16cyclictest44971-21sendmail-msp20:20:013
41385996717,18cyclictest48991-21date21:35:033
41370996763,2cyclictest0-21swapper/022:50:020
41370996763,2cyclictest0-21swapper/022:50:010
41385996628,9cyclictest56501-21date00:00:033
41385996520,15cyclictest363-21snmpd19:11:163
41385996445,15cyclictest43612-21sshd19:50:363
41385996445,15cyclictest43612-21sshd19:50:353
41385996114,15cyclictest57957-21systemd-run00:30:003
41385995942,14cyclictest56870-21sshd00:05:053
41385995924,29cyclictest55100-21unin-run23:35:013
41385995924,29cyclictest55100-21unin-run23:35:013
41385995850,4cyclictest50929-21munin-run22:14:593
41385995842,13cyclictest49869-21sshd21:52:343
41385995713,12cyclictest57602-21cat00:20:033
41385995713,12cyclictest57602-21cat00:20:033
41385995640,13cyclictest58180-21sshd00:33:063
41385995640,12cyclictest52736-21sshd22:48:353
41385995640,12cyclictest52736-21sshd22:48:343
41385995640,11cyclictest54043-21munin-run23:15:003
41385995636,16cyclictest53502-21sshd23:00:353
41385995636,16cyclictest53502-21sshd23:00:343
41385995625,26cyclictest49097-21cron21:40:003
4138099565,3cyclictest131rcu_preempt19:30:012
41385995547,4cyclictest57682-21sshd00:24:063
41385995542,9cyclictest54807-21sshd23:27:043
41385995542,9cyclictest53243-21sshd22:59:353
41385995542,9cyclictest52208-21sshd22:39:363
41385995542,10cyclictest43377-21sshd19:48:363
41385995542,10cyclictest363-21snmpd19:36:223
41385995542,10cyclictest363-21snmpd19:36:213
41385995541,11cyclictest54285-21sshd23:19:363
41385995541,11cyclictest54285-21sshd23:19:363
41385995539,11cyclictest46777-21munin-run20:55:023
41385995539,11cyclictest46777-21munin-run20:55:013
41385995535,15cyclictest363-21snmpd23:37:483
41370995539,10cyclictest1-21systemd00:00:010
41385995442,9cyclictest48570-21sshd21:25:343
41385995441,9cyclictest48-21kcompactd019:29:343
41385995441,10cyclictest45188-21sshd20:20:353
41385995441,10cyclictest363-21snmpd19:21:193
41385995440,9cyclictest48-21kcompactd022:07:093
41385995439,10cyclictest48-21kcompactd023:21:283
41385995436,14cyclictest50187-21munin-run22:00:013
41385995436,11cyclictest41787-21sendmail-mta19:15:063
41385995435,15cyclictest363-21snmpd20:57:513
41385995431,16cyclictest308-21rs:main3
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional