You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-02 - 12:38

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot3s.osadl.org (updated Fri May 02, 2025 00:45:02)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
360288599963,3cyclictest131rcu_preempt20:10:023
360287699693,60cyclictest3602878-21ls19:10:021
360288599676,56cyclictest3608492-21/usr/sbin/munin21:00:023
360288599662,60cyclictest3618719-21sshd00:19:323
360288599661,60cyclictest3612038-21sshd22:07:323
360288599661,59cyclictest3619733-21sshd00:37:323
360288599651,60cyclictest3604219-21cat19:35:023
360288599642,58cyclictest3604624-21munin-run19:45:013
360288599642,58cyclictest3604624-21munin-run19:45:013
360288599642,57cyclictest3613347-21munin-run22:35:003
360288599641,59cyclictest3604315-21sshd19:36:323
360288599632,57cyclictest3606681-21munin-run20:25:003
360288599632,56cyclictest3610560-21munin-run21:40:013
360288599631,58cyclictest3608956-21sshd21:08:323
360288599631,58cyclictest3608178-21sshd20:53:323
360288599631,58cyclictest3607147-21sshd20:31:323
360288599631,57cyclictest3603304-21sshd19:19:323
360288599631,56cyclictest48-21kcompactd020:28:183
360288599622,54cyclictest3617949-21sshd00:00:323
360288599621,57cyclictest3614863-21sshd23:01:323
360288599621,57cyclictest3610240-21sshd21:31:323
360288599621,56cyclictest3612817-21sshd22:20:323
360288599621,56cyclictest3612533-21sshd22:16:323
360288599621,55cyclictest48-21kcompactd022:01:313
360288599621,55cyclictest3614098-21sshd22:48:323
360288599616,51cyclictest3606114-21sshd20:11:323
360288599616,51cyclictest3606114-21sshd20:11:323
360288599611,55cyclictest48-21kcompactd022:13:433
360288599611,55cyclictest3610796-21munin-run21:45:013
360288599611,55cyclictest3607404-21sshd20:38:323
360288599611,54cyclictest48-21kcompactd023:24:103
360288599611,54cyclictest48-21kcompactd021:55:583
3602876996140,15cyclictest235-21systemd-journal23:10:001
360288599602,54cyclictest3604871-21munin-run19:49:593
360288599602,53cyclictest3618242-21munin-run00:10:013
360288599602,53cyclictest3618242-21munin-run00:10:013
360288599602,53cyclictest3605629-21sshd20:04:313
360288599601,55cyclictest3617676-21sshd23:59:323
360288599601,55cyclictest3616639-21sshd23:35:323
360288599601,55cyclictest3616388-21sshd23:30:323
360288599601,55cyclictest3613079-21sshd22:29:323
360288599601,55cyclictest3611026-21sshd21:49:333
360288599601,55cyclictest3611026-21sshd21:49:323
360288599601,54cyclictest48-21kcompactd020:46:373
360288599601,54cyclictest48-21kcompactd020:18:193
360288599601,54cyclictest48-21kcompactd019:29:263
360288599601,54cyclictest3614627-21munin-run23:00:013
360288599601,54cyclictest3605094-21sshd19:52:323
360288599592,52cyclictest3609216-21sshd21:13:323
360288599591,54cyclictest3616150-21sshd23:27:323
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional