You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2025-12-22 - 05:20

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot3s.osadl.org (updated Mon Dec 22, 2025 00:45:11)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1153190991029,89cyclictest0-21swapper/023:25:020
1153190991029,89cyclictest0-21swapper/023:25:020
1153190999388,3cyclictest0-21swapper/000:25:020
1153190997974,3cyclictest0-21swapper/000:15:010
1153201997838,34cyclictest1153365-21cron19:15:013
1153190997736,9cyclictest1164575-21munin-run22:50:010
1153190997736,9cyclictest1164575-21munin-run22:50:010
1153190997334,4cyclictest1168469-21munin-run00:05:010
1153190997320,16cyclictest1167195-21sed23:40:010
1153201997216,51cyclictest275-21dbus-daemon19:45:013
115319099719,29cyclictest1162003-21wc22:00:010
1153201997015,19cyclictest1163344-21latency_hist22:25:023
1153190997036,4cyclictest1159807-21sshd21:15:180
1153201996921,12cyclictest1154809-21cat19:40:023
1153190996825,40cyclictest1169176-21sshd00:15:190
1153190996623,38cyclictest1162584-21grep22:10:020
115319099655,16cyclictest1153633-21modprobe19:20:000
1153198996442,11cyclictest291rcuc/222:40:022
1153190996425,4cyclictest1159605-21munin-run21:15:010
1153190996416,15cyclictest1154164-21latency_hist19:30:030
1153190996416,15cyclictest1154164-21latency_hist19:30:030
115320199631,4cyclictest131rcu_preempt19:30:023
115320199631,4cyclictest131rcu_preempt19:30:023
1153190996322,38cyclictest0-21swapper/022:10:180
1153190996322,38cyclictest0-21swapper/022:10:180
1153201996240,18cyclictest1156720-21sshd20:18:193
115319899627,12cyclictest30-21ksoftirqd/220:00:002
1153190996220,9cyclictest1157252-21sshd20:29:190
1153190996215,42cyclictest1167765-21cat23:50:010
1153190996137,19cyclictest1153379-21munin-run19:15:010
1153190996123,5cyclictest1155690-21cron19:59:590
1153190995827,22cyclictest12-21ksoftirqd/022:31:160
1153190995818,5cyclictest1161429-21munin-run21:50:010
1153190995738,15cyclictest1155165-21sshd19:45:190
1153190995738,15cyclictest1155165-21sshd19:45:180
1153190995716,10cyclictest1-21systemd20:05:010
1153201995639,12cyclictest1163753-21sshd22:31:183
1153201995637,15cyclictest1155674-21sshd19:57:183
1153198995611,10cyclictest30-21ksoftirqd/200:30:012
1153190995652,2cyclictest0-21swapper/023:55:020
1153190995637,15cyclictest1164826-21munin-run22:55:010
1153190995637,15cyclictest1155422-21sshd19:52:180
1153190995621,4cyclictest1-21systemd19:45:010
1153201995537,15cyclictest1153623-21sshd19:19:183
1153201995536,15cyclictest1169479-21sshd00:24:183
1153201995535,16cyclictest1165327-21sshd23:04:183
1153190995537,14cyclictest1-21systemd23:00:000
1153190995530,12cyclictest275-21dbus-daemon21:40:000
1153190995517,32cyclictest1158136-21latency_hist20:45:020
1153190995514,36cyclictest1153891-21sshd19:22:190
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional