You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-27 - 14:08

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #3

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot3s.osadl.org (updated Thu Aug 27, 2026 00:45:30)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
15254819910841,13cyclictest131rcu_preempt19:30:012
1525472999639,52cyclictest1526978-21run-parts19:40:000
1525472998410,6cyclictest131rcu_preempt00:35:000
1525472998011,5cyclictest131rcu_preempt23:13:560
1525472997813,41cyclictest131rcu_preempt23:25:130
152548199774,4cyclictest131rcu_preempt19:50:022
152547299768,5cyclictest131rcu_preempt00:17:170
1525472997611,6cyclictest131rcu_preempt23:55:120
1525472997611,6cyclictest131rcu_preempt23:55:120
1525486997013,18cyclictest1589371-21cut23:10:023
1525472997025,5cyclictest131rcu_preempt21:56:480
1525481996755,8cyclictest1529595-21kworker/2:122:10:022
152547299672,8cyclictest121ksoftirqd/022:09:570
152547299672,45cyclictest12-21ksoftirqd/021:11:040
152547299667,40cyclictest131rcu_preempt23:47:030
152547299667,40cyclictest131rcu_preempt23:47:030
152547299667,38cyclictest131rcu_preempt22:20:170
152547299667,38cyclictest131rcu_preempt22:20:170
1525472996630,5cyclictest131rcu_preempt00:10:010
1525472996630,5cyclictest131rcu_preempt00:10:010
1525472996611,10cyclictest12-21ksoftirqd/022:25:460
1525472996525,11cyclictest12-21ksoftirqd/023:25:010
1525486996411,16cyclictest1606053-21munin-run23:45:013
1525472996414,6cyclictest131rcu_preempt21:16:210
1525472996414,6cyclictest131rcu_preempt21:16:200
152548699636,21cyclictest1606993-21ssh23:46:443
152548699636,21cyclictest1606993-21ssh23:46:433
1525486996311,14cyclictest1630731-21ssh00:36:103
1525486996311,14cyclictest1630731-21ssh00:36:093
152547299636,28cyclictest131rcu_preempt22:18:210
1525486996216,9cyclictest37-21ksoftirqd/321:53:543
1525486996210,15cyclictest1572149-21ssh22:34:213
1525476996238,14cyclictest23-21ksoftirqd/121:53:461
152547299625,10cyclictest12-21ksoftirqd/000:25:030
152548699616,17cyclictest1575384-21ssh22:40:473
1525486996118,10cyclictest37-21ksoftirqd/323:33:503
1525486996115,11cyclictest37-21ksoftirqd/322:13:113
1525472996132,12cyclictest1557015-21ssh22:02:330
1525486996017,9cyclictest37-21ksoftirqd/300:31:103
1525486996014,10cyclictest37-21ksoftirqd/321:27:133
152547299603,6cyclictest121ksoftirqd/000:10:120
1525472996022,7cyclictest12-21ksoftirqd/021:39:400
152548699599,16cyclictest1580422-21ssh22:51:193
152548699599,14cyclictest1557493-21ssh22:03:343
152548699598,14cyclictest1566470-21ssh22:22:123
152548699598,14cyclictest1566470-21ssh22:22:123
152548699598,13cyclictest1573214-21ssh22:36:203
1525486995910,19cyclictest1620530-21cut00:15:023
152547699596,5cyclictest131rcu_preempt23:50:031
152547699596,5cyclictest131rcu_preempt23:50:021
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional