You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-05 - 00:17

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Sun May 04, 2025 12:44:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
967266994134,5cyclictest1124881-21latency_hist09:40:011
967266993936,2cyclictest1245352-21kworker/u8:4+events_unbound11:44:361
967266993834,3cyclictest1119738-21kworker/u8:0+events_unbound10:14:351
967266993633,2cyclictest988736-21kworker/u8:0+events_unbound07:43:351
967266993633,2cyclictest962097-21kworker/u8:3+events_unbound07:38:341
967266993531,3cyclictest962097-21kworker/u8:3+events_unbound08:18:361
967266993431,2cyclictest1191795-21kworker/u8:0+events_unbound11:47:351
967266993431,2cyclictest1176913-21kworker/u8:3+events_unbound10:39:341
967266993330,2cyclictest1261520-21kworker/u8:2+events_unbound12:00:361
967266993330,2cyclictest1191795-21kworker/u8:0+events_unbound11:18:351
967266993330,2cyclictest1067454-21kworker/u8:2+events_unbound09:02:341
967260993227,3cyclictest1-21systemd07:49:590
967260993226,4cyclictest1308051-21latency_hist12:35:000
967266993023,5cyclictest1150903-21latency_hist10:05:001
967266992926,2cyclictest1087788-21kworker/u8:0+events_unbound09:09:341
967260992924,3cyclictest1067454-21kworker/u8:2+events_unbound09:10:010
967272992824,3cyclictest1151135-21kworker/u8:1+flush-259:010:40:223
967268992823,4cyclictest3000860-21systemd-journal07:49:592
96726099281,25cyclictest3000063-21rs:main0
967268992722,3cyclictest1191795-21kworker/u8:0+flush-259:011:05:002
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional