You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-08-30 - 00:58

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Fri Aug 29, 2025 12:44:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1333939993836,1cyclictest1623623-21fwupd11:46:410
1333939993831,5cyclictest1504580-21latency_hist09:55:010
1333952993633,2cyclictest1509300-21kworker/u8:0+events_unbound10:44:593
1333947993632,2cyclictest1509300-21kworker/u8:0+flush-259:011:20:012
1333944993427,5cyclictest1442333-21latency_hist08:55:001
1333947993027,2cyclictest1473221-21kworker/u8:1+flush-259:010:20:002
1333952992724,2cyclictest1279856-21kworker/u8:2+events_unbound07:20:143
1333952992716,2cyclictest1525590-21kworker/u8:3+events_unbound10:50:173
1333947992723,3cyclictest1426199-21kworker/u8:0+flush-259:008:40:002
1333939992724,2cyclictest1290611-21kworker/u8:3+flush-259:007:49:590
1333952992623,2cyclictest1525590-21kworker/u8:3+flush-259:011:00:003
1333939992619,5cyclictest1556546-21latency_hist10:45:010
1333952992421,2cyclictest1587406-21kworker/u8:2+flush-259:012:00:203
1333944992410,2cyclictest0-21swapper/108:10:241
1333952992320,2cyclictest3000061-21in:imuxsock11:25:003
1333952992317,4cyclictest1602830-21latency_hist11:30:013
1333947992319,3cyclictest1525590-21kworker/u8:3+flush-259:010:50:002
1333944992317,4cyclictest1536163-21/usr/sbin/munin10:25:191
1333952992219,2cyclictest1473221-21kworker/u8:1+events_unbound10:25:243
1333947992216,4cyclictest1358732-21ntpq07:30:222
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional