You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-19 - 19:03

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Tue May 19, 2026 12:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3032704994840,5cyclictest3272711-21latency_hist11:00:000
3032712994339,3cyclictest3058476-21kworker/u8:1+flush-259:008:00:012
3032714994133,5cyclictest3355704-21latency_hist12:20:013
3032707994036,3cyclictest3277865-21kworker/u8:1+events_unbound11:10:011
3032712993531,3cyclictest3210777-21kworker/u8:2+flush-259:010:05:212
3032712993431,2cyclictest3355931-21kworker/u8:4+flush-259:012:35:002
3032712993431,2cyclictest3303711-21kworker/u8:0+flush-259:012:00:162
3032712993429,4cyclictest3189713-21latency_hist09:40:002
3032714993226,4cyclictest3267996-21diskstats10:55:153
3032712993229,2cyclictest3184801-21kworker/u8:1+events_unbound09:40:222
3032712993228,3cyclictest3277865-21kworker/u8:1+events_unbound11:25:212
3032707993226,4cyclictest3043399-21latency_hist07:20:011
3032712993128,2cyclictest3210992-21kworker/u8:3+flush-259:010:25:212
3032712993027,2cyclictest4077320-21kworker/u8:3+events_unbound07:10:182
3032712993027,2cyclictest3101028-21kworker/u8:4+flush-259:009:35:012
3032707993025,3cyclictest3329465-21latency_hist11:55:001
3032714992822,4cyclictest3226273-21latency_hist10:15:013
3032712992825,2cyclictest3137517-21kworker/u8:5+events_unbound09:10:172
3032712992824,3cyclictest3210992-21kworker/u8:3+flush-259:010:30:222
3032707992824,3cyclictest3226499-21kworker/u8:4+flush-259:010:20:211
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional