You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-04 - 17:54

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Mon May 04, 2026 12:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
1118183994943,4cyclictest252-21systemd-journal07:40:002
1118183994441,2cyclictest1377315-21kworker/u8:1+flush-259:012:10:212
1118176994337,4cyclictest1118094-21latency_hist07:10:010
1118176994135,4cyclictest1180500-21/usr/sbin/munin08:10:150
1118183994035,4cyclictest252-21systemd-journal08:05:212
1118176993934,3cyclictest1206012-21latency_hist08:35:010
1118183993835,2cyclictest1216277-21kworker/u8:3+events_unbound10:20:182
1118183993733,3cyclictest1330925-21kworker/u8:0+flush-259:011:10:002
1118176993732,3cyclictest1128438-21latency_hist07:20:010
1118186993528,5cyclictest1211704-21base6408:40:003
1118176993529,5cyclictest1460184-21ntpq12:35:210
1118186993428,4cyclictest1175094-21latency_hist08:05:013
1118183993431,2cyclictest3271704-21kworker/u8:1+flush-259:007:15:172
1118183993431,2cyclictest3271704-21kworker/u8:1+events_unbound07:10:202
1118180993431,2cyclictest1190292-21kworker/u8:1+events_unbound09:05:151
1118176993429,4cyclictest1211350-21cat08:40:000
1118180993329,2cyclictest1383283-21kworker/u8:0+flush-259:012:15:011
1118183993228,3cyclictest1112604-21kworker/u8:4+flush-259:007:45:262
1118180993128,2cyclictest1190292-21kworker/u8:1+events_unbound08:40:231
1118180993126,4cyclictest1190551-21latency_hist08:20:001
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional