You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-28 - 20:34

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Thu May 28, 2026 12:44:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2648941995047,2cyclictest2938439-21kworker/u8:4+events_unbound12:05:222
2648941994643,2cyclictest2970483-21kworker/u8:2+flush-259:012:20:252
2648941994239,2cyclictest2761948-21kworker/u8:1+events_unbound09:10:012
2648941994239,2cyclictest2674666-21kworker/u8:1+events_unbound07:40:222
2648941994236,4cyclictest335557-21systemd-journal08:15:002
2648937994239,2cyclictest2751938-21kworker/u8:0+flush-259:009:30:241
2648941993835,2cyclictest3718318-21kworker/u8:2+events_unbound07:44:592
2648941993835,2cyclictest2929671-21kworker/u8:0+events_unbound11:45:012
2648941993835,2cyclictest2751938-21kworker/u8:0+events_unbound10:00:202
2648941993834,3cyclictest2980392-21kworker/u8:4+flush-259:012:35:222
2648937993833,3cyclictest2700649-21kworker/u8:3+flush-259:008:00:171
2648937993731,4cyclictest335557-21systemd-journal10:53:041
2648945993630,4cyclictest335557-21systemd-journal08:28:043
2648945993531,3cyclictest2938439-21kworker/u8:4+flush-259:011:50:233
2648941993532,2cyclictest3718318-21kworker/u8:2+events_unbound07:15:042
2648941993532,2cyclictest2700649-21kworker/u8:3+flush-259:008:40:142
2648941993531,3cyclictest2648462-21kworker/u8:3+events_unbound07:20:192
2648937993529,5cyclictest335557-21systemd-journal12:05:211
2648933993531,3cyclictest2938439-21kworker/u8:4+events_unbound11:50:180
2648933993528,5cyclictest2854451-21ntpq10:25:180
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional