You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-31 - 20:35

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Sun May 31, 2026 12:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3720679994945,3cyclictest3705376-21kworker/u8:1+events_unbound08:10:131
3720679994744,2cyclictest3887166-21gpgv09:50:001
3720679994643,2cyclictest3980995-21kworker/u8:4+events_unbound11:40:141
3720676994539,4cyclictest3828853-21ntpq08:50:210
3720684994438,4cyclictest3803798-21kworker/u8:0+flush-259:008:40:162
3720685994340,2cyclictest3803798-21kworker/u8:0+flush-259:009:00:223
3720679994339,3cyclictest3980995-21kworker/u8:4+events_unbound11:20:191
3720684994136,3cyclictest4001540-21kworker/u8:2+flush-259:012:05:192
3720685994037,2cyclictest3845171-21kworker/u8:3+flush-259:009:20:003
3720679993936,2cyclictest3865826-21kworker/u8:2+events_unbound10:25:231
3720679993936,2cyclictest3845171-21kworker/u8:3+events_unbound09:25:221
3720679993936,2cyclictest3768057-21kworker/u8:0+flush-259:008:00:231
3720679993936,2cyclictest3705376-21kworker/u8:1+flush-259:007:10:241
3720679993936,2cyclictest3705376-21kworker/u8:1+events_unbound08:00:001
3720679993936,2cyclictest3705376-21kworker/u8:1+events_unbound07:40:241
3720679993936,2cyclictest3705376-21kworker/u8:1+events_unbound07:35:191
3720685993835,2cyclictest3959821-21kworker/u8:0+flush-259:011:10:153
3720679993835,2cyclictest3803798-21kworker/u8:0+flush-259:008:30:271
3720676993835,2cyclictest3845171-21kworker/u8:3+flush-259:009:10:260
3720679993734,2cyclictest3814279-21kworker/u8:2+events_unbound08:45:251
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional