You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-22 - 13:11

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Sun Mar 22, 2026 00:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2505794994643,2cyclictest2818034-21kworker/u8:3+events_unbound00:35:141
2505794994643,2cyclictest2604939-21kworker/u8:2+events_unbound22:00:161
2505794994440,3cyclictest2687397-21kworker/u8:0+flush-259:023:10:211
2505792994337,4cyclictest2786665-21diskstats23:40:130
2505798994238,3cyclictest451428-21kworker/u8:0+events_unbound19:15:142
2505794994239,2cyclictest2797173-21kworker/u8:3+events_unbound23:55:121
2505794994137,3cyclictest2691593-21kworker/u8:1+events_unbound22:10:181
2505798994036,3cyclictest2691593-21kworker/u8:1+events_unbound22:20:132
2505794994037,2cyclictest2594589-21kworker/u8:3+events_unbound20:50:141
2505794993936,2cyclictest2521833-21kworker/u8:1+events_unbound19:35:251
2505794993834,3cyclictest2547417-21kworker/u8:2+events_unbound20:30:131
2505794993834,3cyclictest2547417-21kworker/u8:2+events_unbound20:30:131
2505794993734,2cyclictest2776150-21kworker/u8:1+events_unbound23:35:171
2505794993734,2cyclictest2594589-21kworker/u8:3+flush-259:020:45:201
2505794993734,2cyclictest2348667-21kworker/u8:1+flush-259:019:10:251
2505794993633,2cyclictest2646120-21kworker/u8:0+events_unbound21:30:171
2505794993633,2cyclictest2578969-21kworker/u8:3+flush-259:020:20:241
2505794993531,3cyclictest2594589-21kworker/u8:3+flush-259:020:55:211
2505794993431,2cyclictest2818034-21kworker/u8:3+flush-259:000:15:211
2505794993431,2cyclictest2776150-21kworker/u8:1+flush-259:000:00:211
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional