You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-22 - 10:25

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Wed Jul 22, 2026 00:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2939988994236,4cyclictest3112668-21latency_hist21:55:012
2939985994136,3cyclictest2992250-21cat20:00:011
2939983994134,5cyclictest2992073-21latency_hist20:00:010
2939993993630,4cyclictest3279090-21latency_hist00:35:003
2939985993532,2cyclictest3143663-21kworker/u8:2+flush-259:022:45:151
2939983993531,3cyclictest3159173-21kworker/u8:4+events_unbound23:10:260
2939983993531,3cyclictest3159173-21kworker/u8:4+events_unbound23:10:250
2939983993531,3cyclictest3143663-21kworker/u8:2+events_unbound00:30:240
2939993993330,2cyclictest3143663-21kworker/u8:2+flush-259:022:45:173
2939993993329,3cyclictest3242659-21kworker/u8:0+flush-259:000:05:013
2939988993330,2cyclictest2992108-21kworker/u8:0+flush-259:020:05:012
2939985993330,2cyclictest3118054-21kworker/u8:1+events_unbound22:20:171
2939985993330,2cyclictest2950077-21kworker/u8:1+events_unbound20:15:181
2939985993229,2cyclictest859802-21kworker/u8:4+events_unbound19:10:181
2939985993227,3cyclictest2955484-21kworker/u8:3+events_unbound20:45:221
2939983993229,2cyclictest3143663-21kworker/u8:2+flush-259:023:35:230
2939983993229,2cyclictest3143663-21kworker/u8:2+events_unbound23:40:380
2939983993228,3cyclictest3019037-21kworker/u8:0+flush-259:020:30:230
2939993993128,2cyclictest3143663-21kworker/u8:2+flush-259:022:55:193
2939993993128,2cyclictest2955484-21kworker/u8:3+flush-259:020:00:163
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional