You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-05 - 18:13

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Tue May 05, 2026 12:44:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
123995994741,4cyclictest248283-21latency_hist09:10:002
123988994539,4cyclictest344430-21latency_hist11:00:000
123997994340,2cyclictest285369-21kworker/u8:2+flush-259:011:29:593
123995993630,4cyclictest129109-21apt-get07:15:012
123988993629,5cyclictest252-21systemd-journal12:39:590
123992993428,4cyclictest284520-21ntpq09:45:211
123997993330,2cyclictest263700-21kworker/u8:0+flush-259:010:15:153
123997993330,2cyclictest1286454-21kworker/u8:2+flush-259:007:55:273
123995993330,3cyclictest370027-21kworker/u8:0+flush-259:011:25:252
123997993228,2cyclictest1286454-21kworker/u8:2+flush-259:008:40:213
123995993228,3cyclictest263700-21kworker/u8:0+flush-259:010:05:002
123995993225,5cyclictest150505-21latency_hist07:35:002
123992993226,4cyclictest416624-21latency_hist12:10:011
123995993128,2cyclictest274040-21kworker/u8:1+flush-259:009:45:232
123995993127,3cyclictest291153-21kworker/u8:3+flush-259:010:05:232
123995993127,3cyclictest1286454-21kworker/u8:2+events_unbound08:40:252
123992993124,5cyclictest252552-21ntpq09:10:221
123995993027,2cyclictest232866-21kworker/u8:3+events_unbound09:35:272
123995993024,4cyclictest176222-21latency_hist08:00:012
123997992926,2cyclictest375179-21kworker/u8:3+flush-259:011:50:263
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional