You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-06-09 - 23:53

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot4s.osadl.org (updated Tue Jun 09, 2026 12:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3188375994441,2cyclictest3260736-21kworker/u8:1+events_unbound09:50:003
3188367994238,3cyclictest3438183-21kworker/u8:4+flush-259:011:55:001
3188365994238,3cyclictest3453487-21kworker/u8:0+flush-259:011:45:000
3188375993734,2cyclictest3515709-21kworker/u8:3+events_unbound12:30:003
3188375993733,3cyclictest3438183-21kworker/u8:4+flush-259:011:10:213
3188367993734,2cyclictest3494823-21kworker/u8:0+flush-259:012:15:241
3188375993431,2cyclictest3494823-21kworker/u8:0+flush-259:012:10:253
3188375993431,2cyclictest3250735-21kworker/u8:2+events_unbound08:30:193
3188367993431,2cyclictest3406644-21kworker/u8:2+flush-259:011:05:211
3188367993431,2cyclictest3369733-21kworker/u8:1+events_unbound10:15:201
3188367993431,2cyclictest3188357-21kworker/u8:1+flush-259:007:15:231
3188367993430,3cyclictest3438183-21kworker/u8:4+events_unbound11:20:231
3188365993428,5cyclictest3275529-21ntpq08:30:190
3188375993330,2cyclictest3369733-21kworker/u8:1+events_unbound10:15:163
3188375993330,2cyclictest3260736-21kworker/u8:1+flush-259:008:55:163
3188375993329,3cyclictest3479623-21kworker/u8:1+events_unbound12:00:223
3188375993329,3cyclictest3479623-21kworker/u8:1+events_unbound12:00:223
3188367993330,2cyclictest3260736-21kworker/u8:1+flush-259:008:40:011
3188367993329,2cyclictest3354413-21kworker/u8:0+flush-259:010:00:191
3188375993229,2cyclictest3494823-21kworker/u8:0+flush-259:012:10:003
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional