You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-07-01 - 05:24

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot4s.osadl.org (updated Tue Jul 01, 2025 00:44:05)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3740900995955,3cyclictest3730854-21kworker/u8:1+events_unbound19:22:033
3740900994441,2cyclictest3824425-21kworker/u8:3+events_unbound20:30:183
3740900994340,2cyclictest3964209-21kworker/u8:1+events_unbound23:15:223
3740900994037,2cyclictest3969580-21kworker/u8:2+events_unbound23:10:223
3740900994037,2cyclictest3834550-21kworker/u8:0+flush-259:020:55:203
3740895994035,4cyclictest3882027-21kworker/u8:0+flush-259:021:35:262
3740900993935,3cyclictest3897541-21kworker/u8:4+events_unbound22:30:193
3740900993832,2cyclictest3932995-21kworker/u8:0+events_unbound22:15:003
3740900993831,2cyclictest3907857-21kworker/u8:3+events_unbound21:55:183
3740900993734,2cyclictest3730854-21kworker/u8:1+flush-259:019:35:303
3740900993632,3cyclictest3932995-21kworker/u8:0+events_unbound22:20:283
3740900993630,4cyclictest3746189-21/usr/sbin/munin19:15:133
3740892993633,2cyclictest3782764-21kworker/u8:0+flush-259:020:05:161
3740900993532,2cyclictest3964209-21kworker/u8:1+flush-259:023:35:163
3740900993532,2cyclictest3834550-21kworker/u8:0+events_unbound21:15:263
3740900993532,2cyclictest3824425-21kworker/u8:3+flush-259:020:50:223
3740900993532,2cyclictest3793220-21kworker/u8:5+events_unbound20:20:253
3740900993532,2cyclictest3782764-21kworker/u8:0+flush-259:019:50:153
3740900993528,5cyclictest3902465-21latency_hist21:45:013
3740900993431,2cyclictest3882027-21kworker/u8:0+events_unbound21:30:243
3740900993431,2cyclictest3824425-21kworker/u8:3+events_unbound20:45:173
3740900993430,3cyclictest3897541-21kworker/u8:4+events_unbound22:40:183
3740900993427,3cyclictest4021126-21kworker/u8:2+events_unbound23:55:153
3740892993429,3cyclictest4041637-21latency_hist00:00:021
3740900993330,2cyclictest3994990-21kworker/u8:0+flush-259:023:40:243
3740900993330,2cyclictest3907857-21kworker/u8:3+flush-259:021:50:163
3740900993329,3cyclictest3984766-21kworker/u8:3+events_unbound00:00:233
3740892993328,3cyclictest3995004-21latency_hist23:15:001
3740900993229,2cyclictest4047520-21kworker/u8:0+events_unbound00:15:223
3740900993229,2cyclictest3882027-21kworker/u8:0+flush-259:021:45:213
3740900993229,2cyclictest3730854-21kworker/u8:1+flush-259:019:40:223
3740895993228,3cyclictest3948997-21kworker/u8:2+flush-259:022:40:002
3740888993226,4cyclictest4004402-21ntpq23:20:250
3740888993225,5cyclictest3989039-21ntpq23:05:260
3740900993128,2cyclictest3897541-21kworker/u8:4+flush-259:022:35:233
3740900993128,2cyclictest1692155-21kworker/u8:3+flush-259:019:25:243
3740895993124,5cyclictest4073241-21latency_hist00:35:002
3740900993027,2cyclictest4021126-21kworker/u8:2+events_unbound23:50:193
3740900993027,2cyclictest3782764-21kworker/u8:0+flush-259:019:55:253
3740900993025,3cyclictest3860294-21latency_hist21:05:013
3740900993022,6cyclictest3754036-21systemd-journal23:35:003
3740892993024,5cyclictest3751094-21latency_hist19:20:001
3740900992926,2cyclictest4057543-21kworker/u8:2+events_unbound00:30:243
3740900992926,2cyclictest3994990-21kworker/u8:0+flush-259:023:45:173
3740900992926,2cyclictest3793220-21kworker/u8:5+events_unbound20:05:143
3740895992927,1cyclictest3755980-21fwupd19:22:042
3740895992926,2cyclictest3964209-21kworker/u8:1+flush-259:023:15:192
3740895992925,3cyclictest3994990-21kworker/u8:0+flush-259:023:40:002
3740900992825,2cyclictest4041664-21kworker/u8:1+events_unbound00:35:163
3740900992824,3cyclictest3865136-21kworker/u8:3+events_unbound21:10:233
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional