You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-02-26 - 05:05
[ 290.152] (II) VESA: driver for VESA chipsets: vesa

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #4

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.

Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot4s.osadl.org (updated Thu Feb 26, 2026 00:44:06)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
938848996561,3cyclictest75-21kswapd022:17:133
938843994238,3cyclictest1130641-21kworker/u8:3+events_unbound22:17:102
938840994139,1cyclictest1135544-21fwupd22:17:111
938843993733,3cyclictest1125172-21gpgv22:10:012
938840993531,3cyclictest1140695-21kworker/u8:2+flush-259:022:30:011
938840993531,3cyclictest1140695-21kworker/u8:2+flush-259:022:30:001
938843993431,2cyclictest1177134-21kworker/u8:2+flush-259:023:50:232
938840993431,2cyclictest75-21kswapd023:35:031
938843993327,5cyclictest959894-21latency_hist19:30:002
938838993330,2cyclictest1067852-21kworker/u8:4+events_unbound21:20:190
938838993329,3cyclictest1239568-21kworker/u8:0+events_unbound00:20:200
938838993329,3cyclictest1156470-21kworker/u8:0+events_unbound22:40:190
938838993129,2cyclictest1140695-21kworker/u8:2+events_unbound22:25:000
938838993128,2cyclictest938807-21kworker/u8:1+events_unbound19:55:240
938838993128,2cyclictest1156470-21kworker/u8:0+flush-259:022:45:230
938848993026,3cyclictest1213125-21kworker/u8:0+events_unbound23:35:043
938838993027,2cyclictest1166778-21kworker/u8:3+flush-259:022:50:240
938838993027,2cyclictest1073446-21kworker/u8:0+flush-259:021:30:220
938840992922,5cyclictest252-21systemd-journal21:00:001
938838992926,2cyclictest938807-21kworker/u8:1+events_unbound19:50:220
938838992926,2cyclictest889731-21kworker/u8:3+flush-259:019:15:230
938838992926,2cyclictest889731-21kworker/u8:3+events_unbound20:10:180
938838992926,2cyclictest1140695-21kworker/u8:2+events_unbound22:30:200
938843992825,2cyclictest1166778-21kworker/u8:3+flush-259:023:15:012
938843992825,2cyclictest1156470-21kworker/u8:0+flush-259:022:45:012
938843992824,3cyclictest1260734-21base6400:20:012
938838992825,2cyclictest1006489-21kworker/u8:0+events_unbound20:35:190
938838992724,2cyclictest1006489-21kworker/u8:0+events_unbound20:20:190
938843992623,2cyclictest1062837-21kworker/u8:1+events_unbound22:35:142
938838992624,1cyclictest1073446-21kworker/u8:0+events_unbound22:05:220
938838992623,2cyclictest889731-21kworker/u8:3+events_unbound21:05:130
938848992521,3cyclictest1052598-21kworker/u8:2+events_unbound21:00:133
938840992523,2cyclictest1239568-21kworker/u8:0+events_unbound00:20:241
938840992520,4cyclictest1270941-21latency_hist00:30:011
938840992519,4cyclictest991030-21/usr/sbin/munin20:00:231
938840992517,6cyclictest1073382-21cat21:20:011
938838992522,2cyclictest938807-21kworker/u8:1+events_unbound19:25:200
938838992522,2cyclictest905152-21kworker/u8:2+events_unbound19:30:210
938838992522,2cyclictest1239568-21kworker/u8:0+events_unbound00:09:590
938838992522,2cyclictest1006489-21kworker/u8:0+events_unbound20:15:180
938838992521,3cyclictest889731-21kworker/u8:3+flush-259:019:35:150
938843992421,2cyclictest889731-21kworker/u8:3+flush-259:020:15:232
938840992420,3cyclictest252-21systemd-journal19:15:011
938840992420,3cyclictest1197609-21kworker/u8:0+events_unbound23:20:211
938840992419,4cyclictest1276145-21latency_hist00:35:011
938840992419,3cyclictest252-21systemd-journal20:40:401
938838992421,2cyclictest938807-21kworker/u8:1+events_unbound19:45:200
938838992421,2cyclictest211rcuc/020:55:210
938838992421,2cyclictest1067852-21kworker/u8:4+flush-259:021:25:190
938838992421,2cyclictest1062837-21kworker/u8:1+events_unbound22:25:210
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional