You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-07-20 - 14:32

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 100 highest latencies:
System rackeslot5s.osadl.org (updated Mon Jul 20, 2026 00:44:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
770599290,0cyclictest0-21swapper/321:22:383
770599280,27cyclictest0-21swapper/323:59:163
7705992720,6cyclictest19034-21apt-get23:52:363
770599270,21cyclictest21889-21ntp_states21:57:433
770599270,0cyclictest0-21swapper/322:18:483
7705992623,3cyclictest0-21swapper/322:36:573
7705992620,5cyclictest26284-21ssh22:31:363
770599260,25cyclictest19680-21ssh22:25:063
770599260,21cyclictest0-21swapper/321:26:563
7705992520,4cyclictest945-21diskmemload22:46:383
770599250,25cyclictest0-21swapper/321:53:503
770599250,24cyclictest7830-21diskmemload22:14:203
770599250,0cyclictest945-21diskmemload00:33:083
770599250,0cyclictest0-21swapper/323:32:453
770099250,25cyclictest945-21diskmemload23:50:272
7694992523,1cyclictest606-21dbus-daemon20:05:001
769499251,23cyclictest606-21dbus-daemon22:20:001
769499250,24cyclictest0-21swapper/123:12:551
769499250,24cyclictest0-21swapper/123:04:431
769499250,24cyclictest0-21swapper/122:03:261
769499250,24cyclictest0-21swapper/100:20:311
7690992525,0cyclictest0-21swapper/021:20:240
7690992523,2cyclictest0-21swapper/021:30:090
7690992523,1cyclictest0-21swapper/023:55:280
7690992523,1cyclictest0-21swapper/000:31:410
769099250,2cyclictest20638-21munin-run22:55:000
769099250,25cyclictest0-21swapper/021:13:550
769099250,24cyclictest945-21diskmemload22:48:490
7705992424,0cyclictest0-21swapper/300:15:583
7705992421,2cyclictest26872-21latency_hist19:50:003
7705992420,3cyclictest945-21diskmemload22:42:113
7705992419,4cyclictest19234-21ssh22:53:103
7705992419,4cyclictest0-21swapper/300:35:523
770599240,24cyclictest0-21swapper/322:21:373
770599240,23cyclictest0-21swapper/300:08:283
770599240,20cyclictest0-21swapper/321:46:093
770599240,1cyclictest1940-21sh21:10:563
770599240,0cyclictest945-21diskmemload22:00:123
770599240,0cyclictest30026-21ssh22:05:073
770599240,0cyclictest0-21swapper/321:38:493
770599240,0cyclictest0-21swapper/300:00:273
7700992422,1cyclictest0-21swapper/222:17:372
770099240,23cyclictest0-21swapper/221:23:312
769499240,23cyclictest945-21diskmemload21:45:341
769499240,23cyclictest1983-21sh23:36:541
769499240,23cyclictest0-21swapper/123:24:581
769499240,23cyclictest0-21swapper/122:07:451
769499240,23cyclictest0-21swapper/121:57:001
769499240,1cyclictest0-21swapper/123:17:111
769499240,0cyclictest0-21swapper/121:53:591
769499240,0cyclictest0-21swapper/121:23:441
7690992424,0cyclictest0-21swapper/021:40:250
7690992422,2cyclictest0-21swapper/023:51:120
769099242,1cyclictest22459-21sh00:23:390
769099240,24cyclictest0-21swapper/023:28:250
769099240,24cyclictest0-21swapper/021:25:280
769099240,23cyclictest945-21diskmemload22:25:110
769099240,23cyclictest12176-21sh23:17:060
769099240,23cyclictest0-21swapper/023:36:060
769099240,0cyclictest0-21swapper/022:42:100
769099240,0cyclictest0-21swapper/022:07:370
7705992323,0cyclictest945-21diskmemload00:12:463
7705992321,1cyclictest0-21swapper/321:31:033
7705992319,4cyclictest0-21swapper/320:07:413
7705992319,3cyclictest945-21diskmemload23:47:493
770599230,2cyclictest24049-21cat23:27:393
770599230,23cyclictest0-21swapper/323:35:483
770599230,23cyclictest0-21swapper/323:10:363
770599230,23cyclictest0-21swapper/323:09:533
770599230,23cyclictest0-21swapper/321:15:523
770599230,22cyclictest21307-21ssh22:55:443
770599230,0cyclictest945-21diskmemload23:20:223
770599230,0cyclictest0-21swapper/300:23:273
7700992323,0cyclictest945-21diskmemload23:00:012
7700992323,0cyclictest0-21swapper/223:44:202
7700992323,0cyclictest0-21swapper/223:31:292
7700992319,1cyclictest945-21diskmemload21:56:232
770099230,23cyclictest0-21swapper/222:48:022
770099230,23cyclictest0-21swapper/221:40:002
770099230,22cyclictest945-21diskmemload22:20:292
770099230,22cyclictest6993-21ssh21:15:042
770099230,22cyclictest32270-21sh22:37:112
770099230,22cyclictest3203-21ssh21:41:182
770099230,22cyclictest24208-21sh00:25:572
770099230,22cyclictest12487-21munin-run19:20:012
770099230,0cyclictest0-21swapper/222:11:412
770099230,0cyclictest0-21swapper/222:09:062
770099230,0cyclictest0-21swapper/221:48:442
770099230,0cyclictest0-21swapper/221:33:142
7694992323,0cyclictest0-21swapper/122:32:551
7694992323,0cyclictest0-21swapper/122:24:061
7694992323,0cyclictest0-21swapper/100:38:231
7694992323,0cyclictest0-21swapper/100:16:041
7694992322,1cyclictest0-21swapper/123:55:011
7694992321,1cyclictest0-21swapper/123:31:591
7694992321,1cyclictest0-21swapper/100:07:531
7694992320,2cyclictest7064-21ptp4l22:42:441
769499230,23cyclictest0-21swapper/123:50:341
769499230,23cyclictest0-21swapper/121:18:131
769499230,22cyclictest980-21sh00:32:581
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional