You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-08-11 - 04:51

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot5s.osadl.org (updated Tue Aug 11, 2026 00:44:22)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2982599270,26cyclictest10019-21ssh00:19:270
2983699250,2cyclictest313-21systemd-journal21:30:003
2983699250,24cyclictest29974-21ssh21:15:283
2983699250,1cyclictest0-21swapper/323:33:273
2983299250,24cyclictest28586-21ssh23:37:392
29830992524,1cyclictest22-21ksoftirqd/123:09:301
29830992523,1cyclictest0-21swapper/123:10:561
2983099251,0cyclictest151rcu_preempt21:23:451
2983099250,24cyclictest23462-21diskmemload00:04:231
2983099250,1cyclictest23462-21diskmemload00:24:391
29825992524,1cyclictest0-21swapper/000:04:300
2982599250,24cyclictest13948-21ssh00:22:000
2982599250,24cyclictest0-21swapper/021:10:320
2982599250,1cyclictest0-21swapper/023:14:190
29836992422,1cyclictest3935-21ssh23:15:213
2983699240,23cyclictest24723-21ssh00:03:123
2983699240,23cyclictest23462-21diskmemload22:45:213
2983699240,23cyclictest23462-21diskmemload00:22:403
2983699240,23cyclictest0-21swapper/321:10:023
2983699240,1cyclictest28218-21ssh23:37:123
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional