You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-05-18 - 13:14

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot5s.osadl.org (updated Mon May 18, 2026 00:44:21)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
537199280,27cyclictest0-21swapper/123:52:251
537199270,26cyclictest31819-21diskmemload00:01:371
537799260,25cyclictest0-21swapper/322:23:163
537699260,25cyclictest31819-21diskmemload21:57:532
5371992623,3cyclictest0-21swapper/121:47:431
537199260,25cyclictest29615-21ssh22:05:391
537199260,25cyclictest2290-21rm22:38:471
537199260,25cyclictest0-21swapper/121:15:201
537799252,22cyclictest24929-21sh22:30:253
537799250,24cyclictest31819-21diskmemload22:29:563
537799250,24cyclictest31819-21diskmemload22:07:193
537799250,24cyclictest0-21swapper/321:17:193
537699250,24cyclictest8785-21perf00:40:002
537699250,24cyclictest31819-21diskmemload23:39:332
537699250,24cyclictest23682-21ssh00:24:202
537699250,24cyclictest0-21swapper/223:13:142
537699250,24cyclictest0-21swapper/222:37:462
537699250,24cyclictest0-21swapper/222:29:242
537699250,0cyclictest0-21swapper/220:02:252
5371992523,2cyclictest0-21swapper/100:28:191
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional