You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-27 - 15:26

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #5

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot5s.osadl.org (updated Fri Mar 27, 2026 12:44:23)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
3162399250,21cyclictest0-21swapper/209:45:052
3162299250,24cyclictest0-21swapper/109:13:431
3162299250,1cyclictest0-21swapper/109:33:231
31621992523,1cyclictest0-21swapper/011:50:010
31621992523,1cyclictest0-21swapper/010:38:020
31621992523,1cyclictest0-21swapper/010:27:400
3162199250,24cyclictest62550irq/127-eno111:32:260
3162199250,24cyclictest25438-21diskmemload10:30:310
3162199250,24cyclictest17463-21ssh09:34:030
3162199250,24cyclictest0-21swapper/011:11:040
31624992423,1cyclictest28067-21sed11:53:103
3162499240,23cyclictest15509-21perf10:05:003
3162499240,0cyclictest0-21swapper/309:52:113
31623992423,1cyclictest0-21swapper/210:21:302
31623992422,1cyclictest25438-21diskmemload11:38:562
31623992422,1cyclictest0-21swapper/210:34:132
31623992422,1cyclictest0-21swapper/209:30:012
31623992421,0cyclictest0-21swapper/209:33:202
3162399240,24cyclictest25438-21diskmemload12:21:202
3162399240,23cyclictest12350-21ssh11:05:532
3162399240,23cyclictest0-21swapper/210:37:382
3162399240,23cyclictest0-21swapper/210:00:282
31622992424,0cyclictest0-21swapper/112:24:151
31622992423,1cyclictest29150-1kworker/u9:010:41:341
3162299240,23cyclictest7225-21chrt12:03:401
3162299240,23cyclictest25438-21diskmemload11:57:161
3162299240,23cyclictest0-21swapper/111:12:141
3162299240,23cyclictest0-21swapper/110:08:061
3162299240,23cyclictest0-21swapper/110:04:231
3162299240,23cyclictest0-21swapper/109:54:251
31621992423,1cyclictest2605-21rm10:56:150
3162199240,23cyclictest25438-21diskmemload09:58:110
3162199240,23cyclictest25438-21diskmemload09:50:120
3162199240,23cyclictest11255-21awk07:35:000
3162199240,1cyclictest25438-21diskmemload11:00:130
3162199240,1cyclictest0-21swapper/012:20:190
3162199240,1cyclictest0-21swapper/011:35:590
3162199240,0cyclictest25438-21diskmemload12:15:440
3162199240,0cyclictest0-21swapper/012:10:580
31624992323,0cyclictest0-21swapper/310:15:373
31624992323,0cyclictest0-21swapper/309:25:453
3162499230,23cyclictest0-21swapper/312:38:483
3162499230,23cyclictest0-21swapper/312:15:583
3162499230,23cyclictest0-21swapper/309:35:353
3162499230,23cyclictest0-21swapper/309:19:273
3162499230,22cyclictest25438-21diskmemload09:32:483
3162499230,22cyclictest15457-21sh11:40:243
3162499230,22cyclictest0-21swapper/311:17:183
3162499230,0cyclictest25438-21diskmemload12:32:433
3162499230,0cyclictest0-21swapper/311:49:353
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional