You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-04-26 - 08:58
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 10 highest latencies:
System rackeslot8.osadl.org (updated Sun Apr 26, 2026 00:43:57)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
12391682390,2sleep21163383-21diskmemload21:55:262
12716872270,1sleep20-21swapper/222:19:362
1006846992320,1cyclictest0-21swapper/323:00:013
1006846992320,1cyclictest0-21swapper/321:55:253
1006846992119,1cyclictest0-21swapper/320:15:013
1006846992118,1cyclictest0-21swapper/323:20:033
1006846992118,1cyclictest0-21swapper/300:30:163
100684699211,14cyclictest1362659-21chrt23:15:213
1006846992018,1cyclictest0-21swapper/323:50:133
1006846992017,1cyclictest0-21swapper/323:45:173
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional