You are here: Home / Technical Services / OSADL QA Farm Real-time / 
2026-03-20 - 21:11
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot8.osadl.org (updated Fri Mar 20, 2026 12:43:55)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
228801021020,1sleep02288006-21ntpq11:20:230
23840432360,4sleep22384044-21sh12:24:592
1923071992724,1cyclictest0-21swapper/312:25:123
1923071992320,1cyclictest0-21swapper/311:15:253
1923071992320,1cyclictest0-21swapper/311:15:243
192307199222,15cyclictest2187929-21taskset10:19:163
1923071992219,1cyclictest0-21swapper/311:30:163
192307199221,15cyclictest2133372-21taskset09:45:003
1923071992118,1cyclictest0-21swapper/310:05:193
1923071992118,1cyclictest0-21swapper/307:15:153
192307199211,15cyclictest2360181-21taskset12:08:383
192307199211,15cyclictest2196049-21taskset10:24:583
1923071992017,1cyclictest0-21swapper/309:04:593
1923071992017,1cyclictest0-21swapper/308:10:013
192307199201,15cyclictest2258607-21taskset11:04:383
192307199201,15cyclictest1944060-21taskset07:22:013
192307199191,14cyclictest2141496-21taskset09:50:053
192307199191,14cyclictest2140443-21taskset09:47:413
192307199191,14cyclictest2116704-21taskset09:32:103
192307199191,14cyclictest2102340-21chrt09:25:123
192307199191,14cyclictest2021187-21taskset08:23:143
192307199191,14cyclictest2014734-21taskset08:17:253
192307199191,14cyclictest1989164-21turbostat08:00:003
192307199191,14cyclictest1957046-21taskset07:34:363
192307199191,13cyclictest2313953-21chrt11:40:103
192307199188,7cyclictest19690392sleep307:40:233
192307199182,12cyclictest2226110-21taskset10:40:453
1923071991815,1cyclictest0-21swapper/312:15:223
1923071991815,1cyclictest0-21swapper/311:20:193
1923071991815,1cyclictest0-21swapper/310:15:013
192307199181,13cyclictest2400102-21taskset12:35:113
192307199181,13cyclictest2377684-21taskset12:20:153
192307199181,13cyclictest2350694-21taskset12:00:233
192307199181,13cyclictest2344561-21taskset11:58:473
192307199181,13cyclictest2296574-21taskset11:25:593
192307199181,13cyclictest2273213-21taskset11:11:403
192307199181,13cyclictest2243265-21turbostat10:54:593
192307199181,13cyclictest2092628-21taskset09:15:253
192307199181,13cyclictest2085901-21taskset09:13:173
192307199181,13cyclictest2046823-21taskset08:44:393
192307199181,13cyclictest2033771-21taskset08:31:123
192307199180,13cyclictest1989443-21taskset08:00:013
192307199177,7cyclictest20471562sleep308:45:133
192307199176,7cyclictest21572522sleep310:00:133
1923071991714,1cyclictest0-21swapper/308:35:173
1923071991714,1cyclictest0-21swapper/307:50:243
192307199171,13cyclictest2265070-21taskset11:05:353
192307199171,13cyclictest2156147-21taskset09:57:433
192307199171,13cyclictest2124781-21taskset09:38:003
192307199171,13cyclictest2124781-21taskset09:37:593
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional