You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-05-09 - 05:55

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails
  Congatec
Click here to display the system's profile data.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 20 highest latencies:
System rackeslot8s.osadl.org (updated Fri May 09, 2025 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
132034899754750,3cyclictest1428499-21kworker/3:1+events21:18:273
132034899753749,3cyclictest1510358-21kworker/3:0+events21:55:413
132034899752748,3cyclictest1334459-21kworker/3:1+events19:22:463
132034299752748,3cyclictest1571791-21kworker/1:1+events22:30:211
132034899749745,3cyclictest1428499-21kworker/3:1+events20:57:523
132034899749745,3cyclictest1428499-21kworker/3:1+events20:57:523
132034899747743,3cyclictest1510358-21kworker/3:0+events23:46:033
132034899747742,4cyclictest1372259-21kworker/3:1+events19:54:053
132034899746742,3cyclictest1697040-21kworker/3:2+events00:12:213
132034899745741,3cyclictest1510358-21kworker/3:0+events23:19:063
132034899745741,3cyclictest1397388-21kworker/3:2+events20:16:163
132034899745741,3cyclictest1359762-21kworker/3:2+events19:43:123
132034899745741,3cyclictest1334459-21kworker/3:1+events19:37:063
132034299745741,3cyclictest1571791-21kworker/1:1+events22:56:481
132034899744740,3cyclictest1510358-21kworker/3:0+events23:14:553
132034899744740,3cyclictest1428499-21kworker/3:1+events21:02:413
132034299744740,3cyclictest1615891-21kworker/1:0+events00:05:211
132034299744736,4cyclictest1571791-21kworker/1:1+events22:49:201
132034899743739,3cyclictest1697040-21kworker/3:2+events00:21:033
132034899743739,3cyclictest1671738-21kworker/3:2+events23:51:143
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional