You are here: Home / Projects / OSADL QA Farm Real-time / Latency plots / 
2025-11-19 - 14:35

OSADL QA Farm on Real-time of Mainline Linux

About - Hardware - CPUs - Benchmarks - Graphics - Benchmarks - Kernels - Boards/Distros - Latency monitoring - Latency plots - System data - Profiles - Compare - Awards

Default latency plot of shadow in rack #e, slot #8

Rack #0/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #1/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #2/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #3/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #4/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #5/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #6/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #7/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #8/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #9/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #a/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #b/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #c/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #d/#0 #1 #2 #3 #4 #5 #6 #7 #8 -
Rack #e/#0 #1 #2 #3 #4 #5 #6 #7 #8 - Rack #f/#0 #1 #2 #3 #4 #5 #6 #7 #8 
Special  All - All RT - Optimization - Ethernet - Thumbnails - Next
  Congatec
Click here to display the system's profile data or here to proceed to next system.
Click on a legend element to toggle display of that core, ctrl-click inverts display, shift-click enables all.

Data to construct the above plot have been generated using the RT test utility cyclictest.
Unexpectedly long latencies may be caused by SMIs
Total number of samples: 100 million
Resolution of latency scale: normal
Duration: 5 hours, 33 minutes, lowest P state: performance
Compare latency of primary with shadow system
Characteristics of the 50 highest latencies:
System rackeslot8s.osadl.org (updated Wed Nov 19, 2025 00:43:50)
Delayed (victim)Switcher (culprit)TimestampCPU
PIDPrioTotal
latency
(µs)
T*(,W**)
latency
(µs)
CmdPIDPrioCmd
2482749911111,1106cyclictest515677-21sleep22:20:003
248274993831,379cyclictest364219-21turbostat20:44:563
248274993700,367cyclictest395680-21turbostat21:09:553
248274992219,1cyclictest0-21swapper/319:45:003
24827499208,8cyclictest7106112sleep300:20:143
24827499196,10cyclictest613100-21taskset23:20:023
248274991815,1cyclictest0-21swapper/321:59:593
2577912170,6sleep2421rcuc/219:15:192
248274991714,1cyclictest0-21swapper/300:16:443
248274991613,1cyclictest0-21swapper/321:45:013
248274991613,1cyclictest0-21swapper/319:16:353
248274991613,1cyclictest0-21swapper/300:00:013
24827499155,6cyclictest6843242sleep300:00:543
248274991513,1cyclictest0-21swapper/319:54:293
248274991513,1cyclictest0-21swapper/319:49:153
248274991512,1cyclictest0-21swapper/323:45:243
248274991512,1cyclictest0-21swapper/322:35:003
248274991512,1cyclictest0-21swapper/320:03:013
248274991512,1cyclictest0-21swapper/300:30:213
24827499151,11cyclictest499475-21turbostat22:10:003
24827499151,11cyclictest426705-21taskset21:25:013
24827499151,10cyclictest623003-21taskset23:25:183
24827499150,11cyclictest702220-21turbostat00:15:003
24827499145,7cyclictest571506-21taskset22:53:093
24827499145,7cyclictest571506-21taskset22:53:083
24827499144,7cyclictest375892-21taskset20:45:233
248274991412,1cyclictest0-21swapper/322:46:213
248274991412,1cyclictest0-21swapper/321:55:003
248274991412,1cyclictest0-21swapper/320:40:003
248274991412,1cyclictest0-21swapper/320:20:463
248274991412,0cyclictest0-21swapper/321:23:113
248274991411,1cyclictest0-21swapper/323:35:273
248274991411,1cyclictest0-21swapper/322:39:003
248274991411,1cyclictest0-21swapper/322:03:373
248274991411,1cyclictest0-21swapper/320:53:533
248274991411,1cyclictest0-21swapper/319:56:353
248274991411,1cyclictest0-21swapper/300:05:213
24827499141,10cyclictest592549-21chrt23:05:193
24827499141,10cyclictest580703-21taskset23:00:013
24827499141,10cyclictest383686-21taskset20:55:163
24827499141,10cyclictest284383-21taskset19:35:193
24827499140,11cyclictest604910-21taskset23:15:003
7038122130,4sleep2704083-21kthreadcore00:15:202
4896462130,6sleep1489654-21ssh22:01:381
24827499134,6cyclictest7407412sleep300:35:283
24827499131,9cyclictest662008-21taskset23:50:063
24827499131,9cyclictest572634-21taskset22:55:093
24827499131,9cyclictest410278-21taskset21:15:033
24827499131,9cyclictest351916-21chrt20:30:123
24827499131,8cyclictest6458512sleep323:40:153
*Timer  **Wakeup  (latency=timer+wakeup+contextswitch)

 

Valid XHTML 1.0 Transitional